







TPS65310A-Q1

TPS65310A-Q1 High-Voltage Power-Management IC For Automotive Safety **Applications**

1 Features

- Qualified for automotive applications
- AEC-Q100 test guidance with the following results:
 - Device temperature grade 1: –40°C to 125°C ambient operating temperature
 - Device HBM ESD classification level H1B
 - Device CDM ESD classification level C3B
- Input Voltage Range: 4 V to 40 V, transients up to 60 V; 80 V when using external P-channel Metal Oxide Semiconductor (PMOS)
- Single output synchronous buck controller
 - Peak gate drive current 0.6 A
 - 490-kHz fixed switching frequency
 - Pseudo-random frequency-hopping spread spectrum or triangular mode
- Dual synchronous buck converter
 - Designed for output currents up to 2 A
 - Out-of-phase switching
 - Switching frequency: 0.98 MHz
- Adjustable 350-mA linear regulator
- Adjustable asynchronous boost converter
 - 1-A integrated switch
 - Switching frequency: 0.98 MHz
- Soft-start feature for all regulator outputs
- Independent voltage monitoring
- Undervoltage (UV) detection and overvoltage (OV)
- Short-circuit, overcurrent, and thermal protection on buck controller, gate drive, buck converters, boost converter, and linear regulator outputs

- Serial Peripheral Interface (SPI) for control and diagnostic
- Integrated Window Watchdog (WD)
- Reference voltage output
- High-Side (HS) driver for use with external Field Effect Transistor (FET), Light-Emitting Diode (LED)
- Input for external temperature sensor, Integrated Circuit (IC) shutdown at $T_A < -40$ °C
- Thermally enhanced package
 - 56-Pin QFN (RVJ)

2 Applications

- Multiple rail DC power distribution systems
- Safety-critical automotive applications
 - Advanced driver assistance systems

3 Description

The TPS65310A-Q1[™] device is a power-management unit, meeting the requirements of digital signal processor (DSP)-controlled automotive systems (for example, Advanced Driver Assistance Systems). With the integration of commonly used features, the TPS65310A-Q1 device significantly reduces board space and system costs.

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS65310A-Q1	VQFNP (56) ⁽¹⁾	8.00 mm x 8.00 mm

For all available packages, see the orderable addendum at the end of the datasheet.




Figure 3-1. Simplified Schematic



Table of Contents

1 Features	1	8.5 Programming	34
2 Applications		8.6 Register Maps	
3 Description		9 Application and Implementation	
4 Revision History		9.1 Application Information	
5 Description (Continued)	4	9.2 Typical Applications	
6 Pin Configuration and Functions	<mark>5</mark>	10 Power Supply Recommendations	
7 Specifications		11 Layout	
7.1 Absolute Maximum Ratings		11.1 Layout Guidelines	
7.2 ESD Ratings		11.2 Layout Example	
7.3 Recommended Operating Conditions	8	12 Device and Documentation Support	
7.4 Thermal Information	8	12.1 Documentation Support	<mark>5</mark> 9
7.5 Electrical Characteristics	8	12.2 Receiving Notification of Documentation Up	odates <mark>5</mark> 9
7.6 SPI Timing Requirements	14	12.3 Support Resources	59
7.7 Typical Characteristics	15	12.4 Trademarks	59
8 Detailed Description		12.5 Electrostatic Discharge Caution	59
8.1 Overview	19	12.6 Glossary	
8.2 Functional Block Diagram	20	13 Mechanical, Packaging, and Orderable	
8.3 Feature Description	21	Information	60
8.4 Device Functional Modes	23		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision G (May 2019) to Revision H (December 2021)	Page
 Updated the numbering format for tables, figures, and cross-references through Globally changed instances of legacy terminology to controller and peripheral w 	out the document1
Shutdown comparator Reference voltage Min specification changed to 1mV from	
 High-side switch current limit specification for for BUCK2/3 changed: Min spec of 	
and max spec changed to 3.5A from 3.3A	8
Changes from Revision F (December 2018) to Revision G (May 2019)	Page
Changed part number to "TPS65310ASQRWERQ1"	60
Changes from Revision E (October 2014) to Revision F (December 2018)	Page
Deleted lead temperature from Absolute Maximum Ratings table	
 Changed the Handling Ratings table to ESD Ratings and moved the storage ter 	
Absolute Maximum Ratings table	8
Changes from Revision D (July 2014) to Revision E (October 2014)	Page
Added RWE Packaging Option	
 Added the following text to the paragraph after the Compensation Settings table BUCK2 and BUCK3 Converters section: upper resistance and effective VBUCK 	
the	46

Changes from Revision C (January 2014) to Revision D (July 2014) Page Added Handling Rating table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section5 Changes from Revision B (December 2013) to Revision C (January 2014) Page Added new IOUT = 350 mA, TJ = 150°C test condition with higher typ and max values to the VDropout parameter and changed test condition for lower typ and max values from TJ = 150°C to TJ = 125°C8 Changed the min value for the VHSSC HY parameter from 1.5 to 1 and deleted the typ (2.5) and max (3.5) Changes from Revision A (June 2013) to Revision B (November 2013) Page Added reference to the TPS65310A-Q1 Efficiency Application Report to the TYPICAL CHARACTERISTICS Moved the component selection portion of the Buck Controller (BUCK1) section into the Typical Applications Added the Adjusting the Output Voltage for the BUCK2 and BUCK3 Converter to the Detailed Design Changed the inductance, capacitance and FLC values from 3.3 μH, 20 μF, and 12.9 kHz to 1.5 μH, 39 μF, and 13.7 kHz (respectively) in the For example: section of the Compensation of the BOOST Converter

Changes from Revision * (May 2013) to Revision A (June 2013)

Page

Changed V_{POR} rising VIN typ value from 4.1 to 4.2.....
 Changed V_{POR} hvst values from 0.37 min, 0.5 typ, 0.63 max to 0.47 min, 0.6 typ, and 0.73 max, respectively....

Changed V_{Dropout} max value from 140 to 143......8

Changed V_{REF_OK} threshold typ and max values from 3 to 3.07 and 3.09 to 3.12, respectively.

5 Description (Continued)

The device includes one high-voltage buck controller for preregulation combined with two buck and one boost converters for postregulation. A further integrated low-dropout regulator (LDO) rounds up the power supply concept and offers a flexible system design with five independent voltage rails. The device offers a low power state (LPM0 with all rails off) to reduce current consumption in case the system is constantly connected to the battery line. All outputs are protected against overload and overtemperature.

An external PMOS protection feature makes the device capable of sustaining voltage transients up to 80 V. This external PMOS can also be used in safety-critical applications to protect the system in case one of the rails shows a malfunction (undervoltage, overvoltage, or overcurrent).

Internal soft start ensures controlled start-up for all supplies. Each power supply output has adjustable output voltage based on the external resistor network settings.



6 Pin Configuration and Functions




Figure 6-1. RVJ Package. 56-Pin VQFN With Exposed Thermal Pad. Top View.

Table 6-1. Pin Functions

PIN		TYPE(1)	PULLUP	DESCRIPTION			
NAME NO. BOOT1 10 I		ITPE	PULLDOWN	DESCRIPTION			
BOOT1	10	I	_	The capacitor on these pins acts as the voltage supply for the high-side MOSFET gate-drive circuitry.			
BOOT2	29	I	_	The capacitor on these pins act as the voltage supply for the high-side MOSFET gate drive circuitry.			
воот3	42	ı	_	The capacitor on these pins act as the voltage supply for the BUCK3 high-side MOSFET gate drive circuitry.			
COMP1	18	0	_	Error amplifier output for the switching controller. External compensation network is connected to this node.			
COMP2	34	I	_	Compensation selection for the BUCK2 switching converter			
COMP3	37	I	_	Compensation selection for the BUCK3 switching converter.			
COMP5	20	0	_	Error amplifier output for the boost switching controller. External compensation network is connected to this node.			
CSN	44	I	Pullup	SPI – Chip select			
DVDD	55	0	_	Internal DVDD output for decoupling			
EXTSUP	8	I	_	Optional LV input for gate driver supply			
GL	13	0	_	Gate driver – low-side FET			
GND	56	0	_	Analog GND, digital GND and substrate connection			
GPFET	3	0	_	Gate driver external protection PMOS FET.			
GU	11	0	_	Gate driver – high-side FET			
HSCTRL	5	0	_	High-side gate driver output			
HSPWM	49	I	Pulldown	High side and LED PWM input			
HSSENSE	6	I	_	Sense input high side and LED			
IRQ	28	OD	_	Low battery interrupt output in operating mode			
LDO	51	0	_	Linear regulated output (connect a low ESR ceramic output capacitor to this terminal)			



Table 6-1. Pin Functions (continued)

PIN			PULLUP	Table 6-1. Pin Functions (continued)		
NAME	NO.	TYPE ⁽¹⁾	PULLDOWN	DESCRIPTION		
PGND1	14	0	_	Ground for low-side FET driver		
PGND2	32	0	_	Power ground of synchronous converter BUCK2		
PGND3	39	0	_	Power ground of synchronous converter BUCK3		
PGND5	22	0	_	Power ground boost converter		
PH1	12	0	_	Switching node - BUCK1 (floating ground for high-side FET driver)		
PH2	31	0	_	Switching node BUCK2		
PH3	40	0	_	Switching node BUCK3		
PH5	23	0	_	Switching node boost		
PRESN	26	OD	_	Peripherals reset		
RESN	27	OD	_	System reset		
S1	15	ı	_	Differential current sense inputs for BUCK1, S2 pull-down only active in RAMP and ACTIVE state		
S2	16	ı	Pulldown			
SCK	46	ı	Pulldown	SPI – Clock		
SDI	45	ı	Pulldown	SPI – controller out, peripheral in		
SDO	47	0	_	SPI – controller in, peripheral out - push-pull output supplied by VIO		
VBOOST	24	I	_	Booster output voltage		
VIN	2	I	_	Unprotected supply input for the base functionality and band gap 1. Supplied blocks are: RESET, WD, wake, SPI, temp sensing, voltage monitoring and the logic block.		
VINPROT	4	ı	_	Main input supply pin (gate drivers and bandgap2)		
VIO	48	I	_	Supply input for the digital interface to the MCU. Voltage on this input is monitored. If VIO falls below UV threshold a reset is generated and the part enters error mode.		
VMON1	17	ı	_	Input pin for the independent voltage monitor at BUCK1		
VMON2	33	ı	_	Input pin for the independent voltage monitor at BUCK2		
VMON3	38	ı	_	Input pin for the independent voltage monitor at BUCK3		
VREF	53	0	_	Accurate reference voltage output for peripherals on the system (for example, ADC)		
VREG	9	0	_	Internal regulator for gate driver supply (decoupling) and VREF		
VSENSE1	19	I	_	Input for externally sensed voltage of the output using a resistor divider network from their respective output line to ground.		
VSENSE2	35	I	_	Input for externally sensed voltage of the output using a resistor divider network from their respective output line to ground		
VSENSE3	36	ı	_	Input for externally sensed voltage of the output using a resistor divider network from their respective output line to ground		
VSENSE4	52	ı	_	Input for externally sensed voltage of the output using a resistor divider network from their respective output line to ground.		
VSENSE5	21	ı	_	Input for externally sensed voltage of the boost output using a resistor divider network from their respective output line to ground.		
VSSENSE	1	1	_	Input to monitor the battery line for undervoltage conditions. UV is indicated by the IRQ pin.		
VSUP2	30	I	_	Input voltage supply for switch mode regulator BUCK2		
VSUP3	41	I	_	Input voltage supply for switch mode regulator BUCK3		
VSUP4	50	I	_	Input voltage supply for linear regulator LDO		
VT	54	ı	_	out pin for the comparator with shutdown functionality. This input can be used to sense an external NTC istor to shutdown the IC in case the ambient temperature is too high or too low. Tie to GND if not in use.		
VT_REF	25	0	_	Shutdown comparator reference output. Internally connected to DVDD, current-limited. When not in use can be connected to DVDD or left open.		
WAKE	7	ı	Pulldown	Wake up input		
WD	43	ı	Pulldown	atchdog input pin. WD is the trigger input coming from the MCU.		

(1) Description of pin type: I = Input; O = Output; OD = Open-drain output



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT	
	VIN	-0.3	80		
	VINPROT	-0.3	60		
	VSUP2, 3 (BUCK2 and 3)	-0.3	20		
Buck controller Buck controller	VSUP4 (Linear Regulator)	-0.3	20	V	
	VBOOST	-0.3	20		
	EXTSUP	-0.3	13		
	VIO	-0.3	5.5		
	PH1	-1	60		
		–2 for 100 ns			
	VSENSE1	-0.3	20		
	COMP1	-0.3	20		
Buck controller	GU-PH1, GL-PGND1, BOOT1-PH1	-0.3	8	V	
	S1, S2	-0.3	20	v	
	S1-S2	-2	2		
	BOOT1	-0.3	68		
	VMON1	-0.3	20		
	BOOT2, BOOT3	-1	20		
	PH2, PH3	-1 ⁽⁴⁾	20 ⁽⁴⁾	V	
		–2 for 10 ns			
Buck controller	VSENSE2, VSENSE3	-0.3	20		
	COMP2, COMP3	-0.3	20		
	VMON2, VMON3	-0.3	20		
	BOOTx – PHx	-0.3	8		
Linear regulator	LDO	-0.3	8	V	
Linear regulator	VSENSE4	-0.3	20	v	
	VSENSE5	-0.3	20		
Boost converter	PH5	-0.3	20	V	
	COMP5	-0.3	20	7	
Digital interface	CSN, SCK, SDO, SDI, WD, HSPWM	-0.3	5.5	V	
Digital interface	RESN, PRESN, IRQ	-0.3	20	V	
Wake input	WAKE	-1 ⁽³⁾	60	V	
Double officer FET	GPFET	-0.3	80		
Protection FET	VIN – GPFET	-0.3	20	V	
Battery-sense input	VSSENSE	-1 ⁽³⁾	60 Transients up to 80 V ⁽²⁾	V	
_	VT	-0.3	5.5		
Temperature sense	VT_REF	-0.3	20	V	
Reference voltage	VREF	-0.3	5.5	V	
-	HSSENSE	-0.3	60		
High-side and LED	HSCTRL	-0.3	60	V	
driver	VINPROT-HSSENSE, VINPROT-HSCTRL	-0.3	20	1	
Driver-supply decoupling		-0.3	8	V	
Supply decoupling	DVDD	-0.3	3.6	V	

7.1 Absolute Maximum Ratings (continued)

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	Junction temperature, T _J	-55	150	
Temperature ratings	Operating temperature, T _A	-55	125	°C
	Storage temperature, T _{stg}	-55	165	

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Internally clamped to 60-V, $\dot{20}$ -k Ω external resistor required, current into pin limited to 1 mA.
- (3) $I_{max} = 100 \text{ mA}$
- (4) Maximum 3.5 A

7.2 ESD Ratings

				VALUE	UNIT
	V _(ESD) Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾		±1000	
		Channel device medal (CDM) was	VT pin	±150	V
V _(ESD)			All pins except VT	±500	
	-		Corner pins (BOOT2, IRQ, S1, PGND1, VSSENSE, GND, WD, and BOOT3)	±750	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
	Supply voltage at VIN, VINPROT, VSSENSE		4.8		40	V
т.	Operating free air temperature	All electrical characteristics in this specification	-40		125	°C
I'A		Shutdown comparator and internal voltage regulators in this specification	-55		125	C
_		All electrical characteristics in this specification	-40		150	°C
'J		Shutdown comparator and internal voltage regulators in this specification	-55		150	

7.4 Thermal Information

		TPS65310A-Q1	
	THERMAL METRIC(1)	(RVJ) (VQFN)	UNIT
		56 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	27	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	11.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	8	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	4.9	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	0.8	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics Application Report, SPRA953.

7.5 Electrical Characteristics

VIN = VINPROT 4.8 V to 40 V, VSUPx = 3 V to 5.5 V, EXTSUP = 0 V, T_J = -40°C to +150°C, unless otherwise noted

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VOLTAGE-CURRENT CONSUMPTION					
V _{IN} Device operating range	Buck regulator operating range, Voltage on VIN and VINPROT pins	4		50	V

Product Folder Links: TPS65310A-Q1



VIN = VINPROT 4.8 V to 40 V, VSUPx = 3 V to 5.5 V, EXTSUP = 0 V, $T_J = -40^{\circ}$ C to +150°C, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{POR}	Power-on reset threshold	Falling VIN	3.5	3.6	3.8	V
- PUR		Rising VIN	3.9	4.2	4.3	
V _{POR_hyst}	Power-on reset hysteresis on VIN		0.47	0.6	0.73	V
I _{LPM0}	LPM0 current consumption ⁽¹⁾	T_{A} = 25°C, All off, wake active, V_{IN} = 13 V, Total current into VSSENSE, VIN and VINPROT			44	μΑ
I _{LPM0}	LPM0 current (commercial vehicle application) consumption ⁽¹⁾	T_A = 130°C, All off, wake active, V_{IN} = 24.5 V, Total current into VSSENSE, VIN and VINPROT			60	μΑ
I _{ACTIVE1}		BUCK1 = on, $V_{\rm IN}$ = 13 V, EXTSUP = 0 V, $Q_{\rm g}$ of BUCK1 FETs = 15 nC, $T_{\rm A}$ = 25°C, Total current into VSSENSE, VIN and VINPROT		32		mA
I _{ACTIVE123}	ACTIVE total current consumption ⁽²⁾ ER (BUCK1) Adjustable output voltage range Internal reference voltage in operating	BUCK1/2/3 = on, $V_{\rm IN}$ = 13 V, $Q_{\rm g}$ of BUCK1 FETs = 15 nC, $T_{\rm A}$ = 25°C, Total current into VSSENSE, VIN and VINPROT		40		mA
I _{ACTIVE1235}		BUCK1/2/3, LDO, BOOST, high-side switch = on, V_{IN} = 13 V, Q_g of BUCK1 FETs = 15 nC, T_A = 25°C, EXTSUP = 5 V from BOOST, Total current into VSSENSE, VIN and VINPROT		31		mA
I _{ACTIVE1235_noEXT}		BUCK1/2/3, LDO, BOOST, high-side switch = on, V_{IN} = 13 V, Q_g of BUCK1 FETs = 15 nC, T_A = 25°C, EXTSUP = open, Total current into VSENSE, VIN and VINPROT		53		mA
BUCK CONTROLL	ER (BUCK1)					
V _{BUCK1}	Adjustable output voltage range		3		11	V
V _{Sense1_NRM}	Internal reference voltage in operating mode	VSENSE1 pin, load = 0 mA, Internal REF = 0.8 V	-1%		1%	
V	VS1-2 for forward OC in CCM	Maximum sense voltage VSENSE1 = 0.75 V (low duty cycle)	60	75	90	mV
V _{S1-2}	VS1-2 for forward OC in CCM	Minimum sense voltage VSENSE 1 = 1 V (negative current limit)	-65	-37.5	-23	mv
A _{CS}	Current-sense voltage gain	ΔVCOMP1 / Δ (VS1 - VS2)	4	8	12	
t _{OCBUCK1_BLK}	RSTN and ERROR mode transition, when overcurrent is detected for > tocbuck1 BLK			1		ms
t _{DEAD BUCK1}	Shoot-through delay, blanking time			25		ns
fswbuck1	Switching frequency			f _{OSC} / 10		MHz
		High-side minimum on time		100		ns
DC	Duty cycle	Maximum duty cycle		98.75%		
EXTERNAL NMOS	GATE DRIVERS FOR BUCK CONTROL	LER				
I _{Gpeak}	Gate driver peak current	VREG = 5.8 V		0.6		Α
R _{DSON_DRIVER}	Source and sink driver	I _G current for external MOSFET = 200 mA, VREG = 5.8 V, V _{BOOT1-PH1} = 5.8 V		5	10	Ω
V _{DIO1}	Bootstrap diode forward voltage	I _{BOOT1} = -200 mA, VREG-BOOT1	0.8		1.1	V
	R (OTA) FOR BUCK CONTROLLERS AN	ND BOOST CONVERTER				
gm _{EA}	Forward transconductance	COMP1/2/3/5 = 0.8 V; source and sink = 5 μ A, test in feedback loop		0.9		m℧
A _{EA}	Error amplifier DC gain		60			dB
	BUCK CONVERTER BUCK2/3					
VSUP2/3	Supply voltage		3		11	V
V _{BUCK2/3}	Regulated output voltage range	I_{load} = 0 to 2 A, VSUPx = $V_{BUCK2/3} + I_{load} \times 0.2 \Omega$	0.8		5.5	V
R _{DSON-HS}	R _{DSON} high-side switch	V _{BOOTx -PHx} = 5.8 V			0.20	Ω
R _{DSON-LS}	R _{DSON} low-side switch	VREG = 5.8 V			0.20	Ω
I _{HS-Limit}	High-side switch current limit	Static current limit test. In application L > 1 µH at I _{HS-Limit} and I _{LS-Limit} to limit dI / dt	2.4	2.9	3.5	
I _{LS-Limit}	Low-side switch current limit	Static current limit test. In application L > 1 µH at I _{HS-Limit} and I _{LS-Limit} to limit dI / dt	2	2.5	3	Α
VSUP _{Lkq}	VSUP leakage current	VSUP = 10 V for high side, controller disabled, T _J = 100°C		1	2	μA
f _{SWLBuck2/3}	Buck switching frequency			f _{OSC} /5		
V _{Sense2/3}	Feedback voltage	With respect to 800-mV internal reference	-1%		1%	
		High-side minimum on time		50		ns
DC _{BUCK2/3}	Duty cycle	Maximum duty cycle		99.8%		
t _{DEAD_BUCK2/3}	Shoot-through delay			20		ns
COMP2/3 _{HTH}	COMP2/3 input threshold low		0.9		1.5	V
COMP2/3 _{LTH}	COMP2/3 input threshold high		VREG - 1.2		VREG - 0.3	V
R _{TIEOFF COMP23}	COMP2/3 internal tie-off	BUCK2/3 enabled. Resistor to VREG and GND, each	70	100	130	kΩ

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



VIN = VINPROT 4.8 V to 40 V, VSUPx = 3 V to 5.5 V, EXTSUP = 0 V, T₁ = -40°C to +150°C, unless otherwise noted

	PARAMETER	TEST CONDIT	IONS	MIN	TYP	MAX	UNIT
V _{DIO2 3}	Bootstrap-diode forward voltage	I _{BOOT1} = -200 mA, VREG-BOOT2, VR	EG-BOOT3		1.1	1.2	V
BOOST CONVER	RTER						
V _{Boost}	Boost adjustable-output voltage range	Using 3.3-V input voltage, leak_switch	≤1 A	4.5		15	V
V _{Boost}	Boost adjustable-output voltage range	Using 3.3-V input voltage I _{loadmax} = 20	mA, I _{peak_switch} = 0.3 A	15		18.5	V
R _{DS-ON_BOOST}	Internal switch on-resistance	VREG = 5.8 V			0.3	0.5	Ω
V _{Sense5}	Feedback voltage	With respect to 800-mV internal refere	nce	-1%		1%	
f _{SWLBOOST}	Boost switching frequency				f _{OSC} / 5		MHz
DC _{BOOST}	Maximum internal-MOSFET duty cycle at f _{SWLBOOST}				90%		
I _{CLBOOST}	Internal switch current limit			1		1.5	Α
LINEAR REGULA	ATOR LDO						
VSUP4	Device operating range for LDO	Recommended operating range		3		7	V
V_{LDO}	Regulated output range	I _{OUT} = 1 mA to 350 mA		0.8		5.25	V
V _{RefLDO}	DC output voltage tolerance at VSENSE4	VSENSE4 = 0.8 V (regulated at internal VSUP4 = 3 V to 7 V, I _{OUT} = 1 mA to 35		-2%		2%	
V _{step1}	Load step 1	VSENSE4 = 0.8 V (regulated at internal I _{OUT} = 1 mA to 101 mA, C _{LDO} = 6 to 50	-2%		2%		
V _{Sense4}	Feedback voltage	With respect to 800-mV internal refere	nce	-1%		1%	
		I _{OUT} = 350 mA, T _J = 25°C			127	143	
V _{Dropout}	Dropout voltage	I _{OUT} = 350 mA, T _J = 125°C			156	180	mV
		I _{OUT} = 350 mA, T _J = 150°C			275	335	
I _{OUT}	Output current	V _{OUT} in regulation		-350		-1	mA
I _{LDO-CL}	Output current limit	V _{OUT} = 0 V, VSUP4 = 3 V to 7 V		-1000		-400	mA
			Frequency = 100 Hz		60		
PSRR _{LDO}	Power-supply ripple rejection	V_{ripple} = 0.5 V_{PP} , I_{OUT} = 300 mA, C_{LDO} = 10 μF	Frequency = 4 kHz		50		dB
		ОДО – 10 Д	Frequency = 150 kHz		25		
LDOns ₁₀₋₁₀₀	Output noise 10 Hz – 100 Hz	10-μF output capacitance, V _{LDO} = 2.5	V			20	μV/√(Hz)
LDOns _{100-1k}	Output noise 100 Hz – 10 kHz	10-μF output capacitance, V _{LDO} = 2.5	V			6	μV/√(Hz)
C _{LDO}	Output capacitor	Ceramic capacitor with ESR range, C _L	DO ESR = 0 to 100 mΩ	6	-	50	μF
LED AND HIGH-S	SIDE SWITCH CONTROL				-		
V _{HSSENSE}	Current-sense voltage	VINPROT – HSSENSE, high-side swit	ch in current limit	370	400	430	mV
VCM _{HSSENSE}	Common-mode range for current sensing	See VINPROT		4		60	V
	VINPROT – HSSENSE open load	Ramping negative		5	20	35	
V _{HSOL_TH}	threshold	Ramping positive		26	38	50	mV
V _{HSOL_HY}	Open load hysteresis			10	18	28	mV
t _{HSOL_BLK}	Open-load blanking time			70	100	140	μs
	VINPROT – HSSENSE load short	Ramping positive		88	92.5	96	0/ 1/
V _{HS SC}	detection threshold	Ramping negative from load short con	dition	87	90	93	% V _{HSSENSE}
V _{HSSC_HY}	VINPROT – HSSENSE short circuit hysteresis			1			% V _{HSSENSE}
t _{HSS CL}	Net time in current-limit to disable driver			4	5	6	ms
t _{S HS}	Current-limit sampling interval		·		100		μs
VHSCTRL _{OFF}	Voltage at HSCTRL when OFF			VINPROT -0.5		VINPROT	V
V_{GS}	Clamp voltage between HSSENSE – HSCTRL			6.1	7.7	8.5	V
t _{ON}	Turn on time	Time from rising HSPWM until high-sic ±5% settling				30	μs
		Time from rising HSPWM until high-sic between HSSENSE – HSCTRL active			30	60	μs
V _{OS_HS}	Overshoot during turnon	V _{OS_HS} = VINPROT - HSSENSE				400	mV
I _{CL_HSCTRL}	HSCTRL current limit			2	4.1	5	mA
R _{PU_HSCTRL}	Internal pullup resistors between VINPROT and HSCTRL			70	100	130	kΩ
R _{PU_HSCTRL} - HSSENSE	Internal pullup resistors between HSCTRL and HSSENSE			70	100	130	kΩ

Submit Document Feedback

Product Folder Links: TPS65310A-Q1



VIN = VINPROT 4.8 V to 40 V, VSUPx = 3 V to 5.5 V, EXTSUP = 0 V, T₁ = -40°C to +150°C, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{I_high}	High level input voltage	HSPWM, VIO = 3.3 V	2			V
V _{I_low}	Low level input voltage	HSPWM, VIO = 3.3 V			0.8	V
V _{I_hys}	Input voltage hysteresis	HSPWM, VIO = 3.3 V	150		500	mV
f _{HS_IN}	HSPWM input frequency	Design info, no device parameter	100		500	Hz
R _{SENSE}	External sense resistor	Design info, no device parameter	1.5		50	Ω
C _{GS}	External MOSFET gate source capacitance		100		2000	pF
C _{GD}	External MOSFET gate drain capacitance				500	pF
REFERENCE VO	DLTAGE					
V _{REF}	Reference voltage			3.3		V
V _{REF-tol}	Reference voltage tolerance	I _{VREF} = 5 mA	-1%		1%	
I _{REFCL}	Reference voltage current limit		10		25	mA
C _{VREF}	Capacitive load		0.6		5	μF
REFns ₁₀₋₁₀₀	Output noise 10 Hz-100 Hz	2.2-µF output capacitance, I _{VREF} = 5 mA			20	μV/√(Hz)
REFns _{100-1k}	Output noise 100 Hz–10 kHz	2.2-µF output capacitance, I _{VREF} = 5 mA			6	μV/√(Hz)
		Threshold, V _{REF} falling	2.91	3.07	3.12	V
V_{REF_OK}	Reference voltage OK threshold	Hysteresis	14	70	140	mV
T _{REF OK}	Reference voltage OK deglitch time	,	10		20	μs
	DMPARATOR (T _J = -55°C TO +150°C)					•
	,	I _{VT REF} = 20 μA. Measured as drop voltage with respect to VDVDD	1	17	500	
VT_REF	Shutdown comparator reference voltage	V _{I_REF} = 600 μA. Measured as drop voltage with respect to VDVDD. No VT_REF short-circuit detection.	200	420	1100	mV
I _{VT_REFCL}	Shutdown comparator reference current limit	VT_REF = 0	0.6	1	1.4	mA
V _{VT_REF SH}	VT_REF short circuit detection	Threshold, VT_REF falling. Measured as drop voltage with respect to VDVDD	0.9	1.2	1.8	V
*VI_KEF 3H	V 1 121 Short should detection	Hysteresis		130		mV
VT _{TH-H}	Input voltage threshold on VT, rising edge triggers shutdown	This feature is specified by design to work down to -55°C.	0.48	0.50	0.52	VT_REF
VT _{TH-L}	Input voltage threshold on VT, falling voltage enables device operation	This feature is specified by design to work down to –55°C.	0.46	0.48	0.52	VT_REF
VT _{TOL}	Threshold variation	VT _{TH-H} – VT_REF / 2, VT _{TH-L} – VT_REF / 2	-20		20	mV
	Lookogo current	$T_J = -20^{\circ}\text{C to } +150^{\circ}\text{C}$	-400		-50	nΛ
I _{VT_leak}	Leakage current	T _J = -55°C to -20°C	-200		-50	nA
VT_REF _{OV}	VT_REF overvoltage threshold	Threshold, VT_REF rising. Measured as drop voltage with respect to VDVDD	0.42	0.9	1.2	V
		Hysteresis		100		mV
T _{VT_REF_FLT}	VT_REF fault deglitch time	Overvoltage or short condition on VT_REF	10		20	μs
WAKE INPUT						
V _{WAKE_ON}	Voltage threshold to enable device	WAKE pin is a level sensitive input	3.3		3.7	V
t _{WAKE}	Min. pulse width at WAKE to enable device	V _{WAKE} = 4 V to suppress short spikes at WAKE pin	10		20	μs
VBAT UNDERVO	OLTAGE WARNING					
V _{SSENSETH_L}	VSSENSE falling-threshold low	SPI selectable, default after reset	4.3		4.7	V
V _{SSENSETH_H}	VSSENSE falling-threshold high	SPI selectable	6.2		6.8	V
V _{SSENSE-HY}	VSSENSE hysteresis			0.2		٧
t _{VSSENSE_BLK}	Blanking time	V _{VSENSE} < V _{SSENSETH_xx} → IRQ asserted	10		35	μs
I _{VSLEAK}		LPM0 mode, VSSENSE 55 V			1	μA
I _{VSLEAK60}	Leakage current at VSSENSE	LPM0 mode, VSSENSE 60 V			100	μA
I _{VSLEAK80}		LPM0 mode, VSSENSE 80 V	5		25	mA
R _{VSSENSE}	Internal resistance from VSSENSE to GND	VSSENSE = 14 V, disabled in LPM0 mode	0.7	1	1.3	ΜΩ
VIN OVERVOLTA	AGE PROTECTION					
V _{OVTH_H}	VIN overvoltage-shutdown threshold 1 (rising edge)	Selectable with SPI	50		60	V
V _{OVTH_L}	VIN overvoltage-shutdown threshold 2 (rising edge)	Selectable with SPI, default after reset	36		38	V
	/					



VIN = VINPROT 4.8 V to 40 V. VSUPx = 3 V to 5.5 V. EXTSUP = 0 V. T₁ = -40°C to +150°C, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Threshold 1	0.2	1.7	3	
V _{OVHY}	VIN overvoltage hysteresis	Threshold 2; default after reset	1.5	2	2.5	V
t _{OFF BLK-H}	Overvoltage delay time	$VIN > V_{OVTH H} \rightarrow GPFET off$		1		μs
t _{OFF BLK-L}	Overvoltage blanking time	VIN > V _{OVTH I} → GPFET off	10		20	μs
WINDOW WATCH		VIII VOVIH_L V SI I Z I SII				ļ. 0
t _{timeout}	Timeout	TESTSTART, TESTSTOP, VTCHECK , and RAMP mode: Begins after entering each mode. ACTIVE mode: WD timeout begins with rising edge of RESN	230	300	370	ms
		Spread spectrum disabled	18	20	22	
t _{WD}	Watchdog window time	Spread spectrum enable	19.8	22	24.2	ms
t _{WD_FAIL}	Closed window time			t _{WD} / 4		
t _{WD_BLK}	WD filter time				0.5	μs
V_{I_high}	High level input voltage	WD, VIO = 3.3 V	2			V
V _{I low}	Low level input voltage	WD, VIO = 3.3 V			0.8	V
V _{I_hys}	Input voltage hysteresis	WD, VIO = 3.3 V	150		500	mV
RESET AND IRQ		12, 112		,		
	RESN hold time		1.8	2	2.2	ms
t _{RESNHOLD}	Low level output voltage at RESN, PRESN and IRQ	VIN ≥ 3 V, IxRESN = 2.5 mA	0		0.4	V
V _{RESL}	Low level output voltage at RESN and PRESN	VIN = 0 V, VIO = 1.2 V, IxRESN = 1 mA	0		0.4	V
I _{RESLeak}	Leakage current at RESN, PRESN and IRQ	V _{test} = 5.5 V			1	μА
N _{RES}	Number of consecutive reset events for transfer to LPM0			7		
tinaulain	IRQ hold time	After V _{VSENSE} < V _{SSENSETH} for t _{VSSENSE} BLK	10		20	μs
t _{IRQHOLD}	Rising edge delay of IRQ to rising edge of PRESN	August Ansense - Assense in 101 (Assense Brit		2	20	μs
t _{DF RESN_PRESN}	Falling edge delay of RESN to PRESN / IRQ			2		μs
EXTERNAL PRO						
VCLAMP		VIN – GPFET, 100 μA	14		20	V
	Gate to source clamp voltage	•				
IGPFET	Gate turn on current	VIN = 14 V, GPFET = 2 V	15		25	μA
RDSONGFET	Gate driver strength	VIN = 14 V, turn off			25	Ω
THERMAL SHUTI	DOWN AND OVERTEMPERATURE PROT					
T _{SDTH}	Thermal shutdown	Junction temperature	160	175		°C
T _{SDHY}	Hysteresis			20		°C
t _{SD-BLK}	Blanking time before thermal shutdown		10		20	μs
T _{OTTH}	Overtemperature flag	Overtemperature flag is implemented as local temp sensors and expected to trigger before the thermal shutdown	150	165		°C
T _{OTHY}	Hysteresis			20		°C
t _{OT_BLK}	Blanking time before thermal over temperature		10		20	μs
VOLTAGE MONIT	ORS BUCK1/2/3, VIO, LDO, BOOSTER		,		1	
V _{MONTH_L}	Voltage monitor reference, falling edge	REF = 0.8 V	90	92	94	%
V _{MONTH_H}	Voltage monitor reference, rising edge	REF = 0.8 V	106	108	110	%
V _{MON HY}	Voltage monitor hysteresis			2		%
V _{VIOMON_TH}	Undervoltage monitoring at VIO – falling edge		3		3.13	V
V _{VIOMON_HY}	UV_VIO hysteresis			0.05		V
t _{VMON_BLK}	Blanking time between UV or OV condition to RESN low	UV/OV = BUCK1/2/3 UV = VIO	10	0.00	20	μs
tvmonthl_blk	Blanking time between undervoltage condition to ERROR mode transition or corresponding SPI bit	BUCK1/2/3 \rightarrow ERROR mode LDO or BOOST \rightarrow SPI bit set or turn off		1		ms
t _{VMONTHL_BLK1}	Blanking time between undervoltage condition to ERROR mode transition	VIO only	10		20	μs
t _{VMONTHH_BLK1}	Blanking time between overvoltage condition to ERROR mode transition	BUCK1/2/3 → ERROR mode VIO has no OV protection	10		20	μs
	- 5.1.a.a.a. to Entroit mode transition					

Product Folder Links: TPS65310A-Q1

VIN = VINPROT 4.8 V to 40 V, VSUPx = 3 V to 5.5 V, EXTSUP = 0 V, T_J = -40°C to +150°C, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tvmonthh_blk2	Blanking time LDO and BOOST overvoltage condition to corresponding SPI bit or ERROR mode	LDO or BOOST (ACTIVE mode) \rightarrow SPI bit set or turn off LDO (VTCHECK or RAMP mode) \rightarrow ERROR mode	20		40	μs
GND LOSS						
V _{GLTH-low}	GND loss threshold low	GND to PGNDx	-0.31	-0.25	-0.19	V
V _{GLTH-high}	GND loss threshold high	GND to PGNDx	0.19	0.25	0.31	V
GL-BLK	Blanking time between GND loss condition and transition to ERROR state		5		20	μs
POWER-UP SEQ	UENCING		'			
START1	Soft start time of BOOST	From start until exceeding V _{MONTH_L} + V _{MON_HY} Level	0.7		2.7	ms
t _{START2}	Soft start time of BUCK1/2/3 and LDO	From start until exceeding V _{MONTH_L} + V _{MON_HY} Level	0.5		2	ms
t _{START}	Startup DVDD regulator	From start until exceeding V _{MONTH_L} + V _{MON_HY} Level		1	3	ms
t _{SEQ2}	Sequencing time from start of BUCK1 to BUCK2 and BOOST	Internal SSDONE_BUCK1 signal			3	ms
twake-res	Startup time from entering TESTSTART to RESN high	GPFET = IRFR6215			14	ms
t _{SEQ1}	Sequencing time from start of BOOST to BUCK3	Internal SSDONE_BOOST signal	1		4	ms
INTERNAL VOLTA	AGE REGULATORS (T _J = -55°C to +150°C	c)				
V _{REG}	Internal regulated supply	I_{VREG} = 0 mA to 50 mA, VINPROT = 6.3 V to 40 V and EXTSUP = 6.3 V to 12 V	5.5	5.8	6.1	V
V _{EXTSUP-TH}	Switch over voltage	I _{VREG} = 0 mA to 50 mA and EXTSUP ramping positive, ACTIVE mode	4.4	4.6	4.8	V
V _{EXTSUP-HY}	Switch over hysteresis		100	200	300	mV
V _{REGDROP}	Dropout voltage on VREG	I_{VREG} = 50 mA, EXTSUP = 5 V / VINPROT = 5 V and EXTSUP = 0 V / VINPROT = 4 V			200	mV
I _{REG_CL}	Current limit on VREG	EXTSUP = 0 V, VREG = 0 V	-250		-50	mA
I _{REG_EXTSUP_CL}	Carroni mini on vile	EXTSUP ≥ 4.8 V, VREG = 0 V	-250		-50	mA
C _{VREG}	Capacitive load		1.2	2.2	3.3	μF
V _{REG-OK}	VREG undervoltage threshold	VREG rising	3.8	4	4.2	V
- REG-OK		Hysteresis	350	420	490	mV
VDVDD	Internal regulated low voltage supply		3.15	3.3	3.45	V
VDVDD UV	DVDD undervoltage threshold	DVDD falling	2.1			V
VDVDD OV	DVDD overvoltage threshold	DVDD rising			3.8	V
t _{DVDD OV}	Blanking time from DVDD overvoltage condition to shutdown mode transition		10		20	μs
GLOBAL PARAM	ETERS					
R _{PU}	Internal pullup resistor at CSN pin		70	100	130	kΩ
R _{PD}	Internal pulldown resistor at pins: HSPWM , SDI, SCK, WD, S2 ⁽³⁾		70	100	130	kΩ
R _{PD-WAKE}	Internal pulldown resistor at WAKE pin		140	200	260	kΩ
ILKG	Input pullup current at the VSENSE1–5 and VMON1–3 pins	V _{TEST} = 0.8 V	-200	-100	-50	nA
fosc	Internal oscillator used for buck or boost switching frequency		4.6	4.9	5.2	MHz
f _{spread}	Spread-spectrum frequency range		0.8 × f _{OSC}		f _{OSC}	MHz
SPI						
V _{I_high}	High-level input voltage	CSN, SCK, SDI; VIO = 3.3 V	2			V
V _{I_low}	Low-level input voltage	CSN, SCK, SDI; VIO = 3.3 V			0.8	V
V _{I_hys}	Input voltage hysteresis	CSN, SCK, SDI; VIO = 3.3 V	150		500	mV
V _{O_high}	SDO-output high voltage	VIO = 3.3 V I _{SDO} = 1 mA	3			V
V _{O_low}	SDO-output low voltage	VIO = 3.3 V I _{SDO} = 1 mA			0.2	V
CSDO	SDO capacitance				50	pF

⁽¹⁾ The quiescent current specification does not include the current flow through the external feedback resistor divider. Quiescent current is non-switching current, measured with no load on the output with VBAT = 13 V.

⁽²⁾ Total current consumption measured on the EVM includes switching losses.

⁽³⁾ RAMP and ACTIVE only.

7.6 SPI Timing Requirements

			MIN	NOM	MAX	UNIT
t _{SPI}	SCK period		240			ns
t _{SCKL}	SCK low time		100			ns
t _{SCKH}	SCK high time		100			ns
t _{FSIV}	Time between falling edge of CSN and SDO output valid (FSI bit)	Falling SDO < 0.8 V; Rising SDO > 2 V			80	ns
t _{SDOV}	Time between rising edge of SCK and SDO data valid	Falling SDO < 0.8 V; Rising SDO > 2 V			55	ns
t _{SDIS}	Setup time of SDI before falling edge of SCK		20			ns
t _{SDIH}	Hold time for SDI after falling edge of SCK		20			ns
t _{HCS}	Hold time of CSN after last falling edge of SCK		50			ns
t _{SDOtri}	Delay between rising edge of CSN and SDO tri-state				80	ns
t _{min2SPI}	Minimum time between two SPI commands		10			μs





Figure 7-1. SPI Timing




7.7 Typical Characteristics

All parameters are measured on the TI EVM, unless otherwise specified. For efficiency measurement setup, please see to SLVA610.


Buck 1 Characteristics



Buck 2 and 3 Characteristics








Pin Open









Figure 7-5. Open-Load Line Regulation Buck2 = 3.3 | Figure 7-6. Open-Load Line Regulation Buck3 = 1.2 V EXTSUP Pin Open

V EXTSUP Pin Open







Figure 7-7. Open-Load Supply Current Buck2 = 3.3 **V EXTSUP Pin Open**

Figure 7-8. Open-Load Supply Current Buck3 = 1.2 **V EXTSUP Pin Open**






Figure 7-9. Buck2 = 3.3-V VSENSE2 vs **Temperature EXTSUP Pin Open**

Figure 7-10. Buck3 = 1.2-V VSENSE3 vs **Temperature EXTSUP Pin Open**



Boost Characteristics




Figure 7-11. Open-Load Line Regulation Boost = 5 V At 25°C Extsup Pin Open, Boost Supply Input = 3.8 V




Figure 7-12. Load Regulation Boost = 5 V At 25°C Extsup Pin Open, Boost Supply Input = 3.8 V




Figure 7-13. Boost = 5-V Vsense5 vs Temperature Extsup Pin Open, Input Supply = 3.8 V, 0.4 A Load

LDO Noise Characteristics

 $(2 \times 3.3 - \mu F)$ output capacitance, LDO output = 2.5 V, VSUP4 = 3.8 V)






Figure 7-14. LDO Noise Density



8 Detailed Description

8.1 Overview

The device includes one high-voltage buck controller for pre-regulation combined with a two-buck and one-boost converter for post regulation. A further integrated low-dropout (LDO) regulator rounds up the power-supply concept and offers a flexible system design with five independent-voltage rails. The device offers a low power state (LPM0 with all rails off) to reduce current consumption in case the system is constantly connected to the battery line. All outputs are protected against overload and over temperature. An external PMOS protection feature makes the device capable of sustaining voltage transients up to 80 V. This external PMOS is also used in safety-critical applications to protect the system in case one of the rails shows a malfunction (undervoltage, overvoltage, or overcurrent).

Internal soft-start ensures controlled startup for all supplies. Each power-supply output has an adjustable output voltage based on the external resistor-network settings.



8.2 Functional Block Diagram




Figure 8-1. Detailed Block Diagram

8.3 Feature Description

8.3.1 Buck Controller (Buck1)

8.3.1.1 Operating Modes

Mode of Operation	Description
	Constant frequency current mode Continuous or discontinuous mode

8.3.1.2 Normal Mode PWM Operation

The main buck controller operates using constant frequency peak current mode control. The output voltage is programmable with external resistors.

The switching frequency is set to a fixed value of f_{SWBUCK1} . Peak current-mode control regulates the peak current through the inductor such that the output voltage V_{BUCK1} is maintained to its set value. Current mode control allows superior line-transient response. The error between the feedback voltage VSENSE1 and the internal reference produces an error signal at the output of the error amplifier (COMP1) which serves as target for the peak inductor current. At S1–S2, the current through the inductor is sensed as a differential voltage and compared with this target during each cycle. A fall or rise in load current produces a rise or fall in voltage at VSENSE1, which causes COMP1 to rise or fall respectively, thus increasing or decreasing the current through the inductor until the average current matches the load. In this way the output voltage V_{BUCK1} is maintained in regulation.




Figure 8-2. Detailed Block Diagram Of Buck 1 Controller

The high-side N-channel MOSFET is turned on at the beginning of each clock cycle and kept on until the inductor current reaches its peak value as set by the voltage loop. Once the high external FET is turned OFF, and after a small delay (shoot-through delay), the lower N-channel MOSFET is turned on until the start of the next clock cycle. In dropout operation the high-side MOSFET stays on 100%. In every fourth period the duty cycle is limited to 95% in order to charge the bootstrap capacitor at BOOT1. This allows a maximum duty cycle of 98,75%.

The maximum value of COMP1 is clamped so that the maximum current through the inductor is limited to a specified value. The BUCK1 controller output voltage is monitored by a central independent voltage-monitoring circuit, which has an independent voltage-monitoring bandgap reference for safety reasons. In addition, BUCK1 is thermally protected with a dedicated temperature sensor.

8.3.2 Synchronous Buck Converters Buck2 And Buck3

Both regulators are synchronous converters operating with a fixed switching frequency $f_{\rm SW}=0.98$ MHz. For each buck converter, the output voltage is programmable with external resistors. The synchronous operation mode improves the overall efficiency. BUCK3 switches in phase with BUCK1, and BUCK2 switches at a 216° shift to BUCK3 to minimize input current ripple.

Each buck converter can provide a maximum current of 2 A and is protected against short circuits to ground. In case of a short circuit to ground, the integrated cycle-by-cycle current limit turns off the high-side FET when its current reaches I_{HS-Limit} and the low-side FET is turned on until the end of the given cycle. When the current limit is reached in the beginning of the cycle for five consecutive cycles, the pulse-width modulation (PWM) is forced low for eight cycles to prevent uncontrolled current build-up. In case the low-side current limit of I_{LS-Limit} is reached, for example, due an output short to VSUP2/3, the low-side FET is turned off until the end of the cycle. If this is detected shortly after the high-low PWM transition (immediately after the low-side overcurrent comparator blanking time), both FETs are turned off for eight cycles.

The output voltages of BUCK2/3 regulators are monitored by a central independent voltage-monitoring circuit, which has an independent voltage-monitoring bandgap reference for safety reasons. In addition BUCK2 and BUCK3 are thermally protected with a dedicated temperature sensor.

8.3.3 BOOST Converter

The BOOST converter is an asynchronous converter operating with a fixed switching frequency f_{SW} = 0.98 MHz. It switches in phase with BUCK1. At low load, the boost regulator switches to pulse skipping.

The output voltage is programmable with external resistors.

The internal low-side switch can handle maximum 1-A current, and is protected with a current limit. In case of an overcurrent, the integrated cycle-by-cycle current-limit turns off the low-side FET when the current reaches $I_{CLBOOST}$ until the end of the given cycle. When the current-limit is reached in the beginning of the cycle for five consecutive cycles, the PWM is forced low for eight cycles to prevent uncontrolled current build-up.

The BOOST converter output voltage is monitored by a central independent voltage-monitoring circuit, which has an independent voltage-monitoring bandgap reference for safety reasons. If the $V_{MONTH_L} > V_{SENSE5}$ or $V_{SENSE5} > V_{MONTH_H}$, the output is switched off and the BOOST_FAIL bit in the SPI PWR_STAT register is set. The BOOST can be reactivated by setting BOOST_EN bit in the PWR_CONFIG register.

In addition, the BOOST converter is thermally protected with a dedicated temperature sensor. If $T_J > T_{OTTH}$, the BOOST converter is switched off and bit OT_BOOST in PWR_STAT register is set. Reactivation of the booster is only possible if the OT_BOOST bit is 0, and the booster enable bit in the PWR_CONFIG register is set to 1.

8.3.4 Frequency-Hopping Spread Spectrum

The TPS65310A-Q1 features a frequency-hopping pseudo-random spectrum or triangular spreading architecture. The pseudo-random implementation uses a linear feedback shift register that changes the frequency of the internal oscillator based on a digital code. The shift register is designed in such a way that the frequency shifts only by one step at each cycle to avoid large jumps in the buck and BOOST switching frequencies. The triangular function uses an up-down counter. Whenever spread spectrum is enabled (SPI command), the internal oscillator frequency is varied from one BUCK1 cycle to the next within a band of 0.8 x f_{OSC} ... f_{OSC} from a total of 16 different frequencies. This means that BUCK3 and BOOST also step through 16

Product Folder Links: TPS65310A-Q1

frequencies. The internal oscillator can also change its frequency during the period of BUCK2, yielding a total of 31 frequencies for BUCK2.

8.3.5 Linear Regulator LDO

The LDO is a low drop out regulator with an adjustable output voltage through an external resistive divider network. The output has an internal current-limit protection in case of an output overload or short circuit to ground. In addition, the output is protected against overtemperature. If $T_J > T_{OTTH}$, the LDO is switched off and bit OT_LDO in PWR_STAT register is set. Reactivation of the LDO is only possible through the SPI by setting the LDO enable bit in the PWR_CONFIG register to 1 if the OT_LDO bit is 0.

The LDO output voltage is monitored by a central independent voltage-monitoring circuit, which has an independent voltage-monitoring bandgap reference for safety reasons. If the $V_{MONTH_L} > V_{SENSE4}$ or V_{SENSE4} or V_{SENSE4} or V_{MONTH_H} , the output is switched off and the LDO_FAIL bit in the SPI PWR_STAT register is set. The LDO can be reactivated through the SPI by setting the LDO_EN bit in the PWR_CONFIG register. In case of overvoltage in VTCHECK and RAMP mode, the GPFET is turned off and the device changes to ERROR mode.

8.3.6 Gate Driver Supply

The gate drivers of the BUCK1 controller, BUCK2 and BUCK3 converters and the BOOST converter are supplied from an internal linear regulator. The internal linear regulator output (5.8-V typical) is available at the VREG pin and must be decoupled using a typical 2.2-µF ceramic capacitor. This pin has an internal current-limit protection and must not be used to power any other circuits.

The VREG linear regulator is powered from VINPROT by default when the EXTSUP voltage is lower than 4.6 V (typical).

If the VINPROT is expected to go to high levels, there can be excessive power dissipation in this regulator when using large external MOSFETs. In this case, it is advantageous to power this regulator from the EXTSUP pin, which can be connected to a supply lower than VINPROT but high enough to provide the gate drive. When EXTSUP is connected to a voltage greater than 4.6 V, the linear regulator automatically switches to EXTSUP as its input to provide this advantage. This automatic switch-over to EXTSUP can only happen once the TPS65310A-Q1 device reaches ACTIVE mode. Efficiency improvements are possible when one of the switching regulator rails from the TPS65310A-Q1 device, or any other voltage available in the system is used to power EXTSUP. The maximum voltage that must be applied to EXTSUP is 12 V.

8.4 Device Functional Modes

8.4.1 RESET

RESN and PRESN are open drain outputs which are active if one or more of the conditions listed in Table 8-1 are valid. RESN active (low) is extended for t_{RESNHOLD} after a reset is triggered. RESN is the main processor reset and also asserts PRESN as a peripheral signal.

PRESN is latched and is released when window trigger mode of the watchdog is enabled (first rising edge at WD pin).

RESN and PRESN must keep the main processor and peripheral devices in a defined state during power up and power down in case of improper supply voltages or a critical failure condition. Therefore, for low supply voltages the topology of the reset outputs specify that RESN and PRESN are always held at a low level when RESN and PRESN are asserted, even if V_{IN} falls below V_{POR} or the device is in SHUTDOWN mode.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback






Figure 8-3. RESET Functionality

Table 8-1. RESET Conditions

RESET CONDITIONS	
POR, Loss of LPM Clock, and Thermal Shutdown	The device reinitializes all registers with their default values. Error counter is cleared.
Voltage Monitor BUCK 1-3	Input voltage at V _{MON1-3} pin out-of-bounds: V _{VMON1-3} < V _{MONTH_L} or V _{VMON1-3} > V _{MONTH_H}
Over Voltage LDO	V _{sense4} > V _{MONTH_H}
Voltage Monitor VIO	Input voltage at VIO pin out-of-bounds: V _{VIO} < V _{VIOMON TH}
Loss of GND	Open at PGNDx or GND pin
OT BUCK1-3, VREG	Overtemperature on BUCK1–3 or VREG
WD_RESET	Watchdog window violation

Any reset event (without POR, thermal shutdown, or loss of LPM clock) increments the error counter (EC) by one. After a reset is consecutively triggered N_{RES} times, the device transfers to the LPM0 state, and the EC is reset to 0. The counter is decremented by one if an SPI LPM0_CMD is received. Alternatively, the device can be put in LOCK state once an SPI LOCK_CMD is received. Once the device is locked, it cannot be activated again by a wake condition. The reset counter and lock function avoid cyclic start-up and shut-down of the device in case of a persistent fault condition. The reset counter content is cleared with a POR condition, a thermal shutdown or a loss of LPM clock. Once the device is locked, a voltage below V_{POR} at the VIN pin or a thermal shutdown condition are the only ways to unlock the device.

8.4.2 Soft Start

The output voltage slopes of BUCK, BOOST and LDO regulators are limited during ramp-up (defined by t_{STARTx}). During this period the target output voltage slowly settles to its final value, starting from 0 V. In consequence, regulators that offer low-side transistors (BUCK1, BUCK2 and BUCK3) actively discharge their output rails to the momentary ramp-value if previously charged to a higher value.

8.4.3 INIT

Coming from a power-on reset the device enters INIT mode. The configuration data from the EEPROM is loaded in this mode. If the checksum is valid and the internal VREG monitor is indicating an undervoltage condition (self-test VREG comparator), the device enters TESTSTART.

8.4.4 TESTSTART

TESTSTART mode is entered:

- After the INIT state (coming from power on)
- After detecting that VT > VT_{TH-H}
- · After ERROR mode and the fail condition is gone
- After a wake command in LPM0

www.ti.com

In this mode the OV/UV comparators of BUCK1-3, BOOST, LDO and VIO are tested. The test is implemented in such a way that during this mode all comparators have to deliver a 1 (fail condition). If this is the case the device enters TESTSTOP mode.

If this is not the case, the device stays in TESTSTART. If the WAKE pin is low, the device enters LPM0 after t_{timeout}. If the WAKE pin is high, the part stays in TESTSTART.

8.4.5 TESTSTOP

In this mode the OV/UV comparators are switched to normal operation. It is expected that only the UV comparators give a fail signal. In case there is an OV condition on any rail or one of the rails has an overtemperature the device stays in TESTSTOP. If the WAKE pin is low the device enters LPM0 mode after t_{timeout}. If the WAKE pin is high, the part stays in TESTSTOP. If there is no overvoltage and overtemperature detected, the part enters VTCHECK mode.

8.4.6 VTCHECK

VTCHECK mode is used to:

- 1. Switch on the external GPFET in case VIN < V_{OVTH I}
- Turn on the VREG regulator and VT REF
- Check if the voltage on pin VT < VT_{TH-L}
- Check if the SMPS clock is running correctly
- 5. Check if the VREG, VT_REF exceeds the minimum voltage

If all checks are valid the part enters the RAMP state. In case the device is indicating a malfunction and the WAKE pin is low, the device enters LPM0 after t_{timeout} to reduce current consumption.

In case the voltage monitors detect an overvoltage condition on BUCK1-3/LDO, a loss of GND or an overtemperature condition on BUCK1-3 / VREG the device enters ERROR mode and the error counter is increased.

8.4.7 RAMP

In this mode the device runs through the power-up sequencing of the SMPS rails (see Power-Up Sequencing).

8.4.8 Power-Up Sequencing

After the power-up sequence (described in Figure 8-4), all blocks are fully functional. BUCK1 starts first. After t_{SEO2} elapses and BUCK1 is above the undervoltage threshold, BUCK2 and BOOST start. BUCK3 and VREF start one t_{SEO1} after BUCK2. After the release of RESN pin, the µC can enable the LDO per SPI by setting bit 4 LDO_EN in PWR_CONFIG register to 1 (per default, this LDO_EN is set to 0 after each reset to the μ C).

In case any of the conditions listed below happen during power-up sequencing, the device enters ERROR mode and the error counter (EC) is increased:


Product Folder Links: TPS65310A-Q1

- Overtemperature on BUCK1-3 or VREG
- Overvoltage on BUCK1-3 or LDO
- Overcurrent on BUCK1
- SMPS clock fail
- VT REF/VREG undervoltage
- Loss of GND

In case $VT > VT_{TH-H}$, the device transitions to TESTSTART.

Copyright © 2021 Texas Instruments Incorporated





With the device in LPM0 mode, the start point of VREG/VT_REF is with the rising edge of WAKE. When input voltage is first applied, the rising edge of the VIN pin initiates the start-up sequence even if WAKE is low, and enters LPM0 mode if WAKE remains low through NRES timeout events.

Figure 8-4. Power-Up Sequencing

After the power-up sequence is completed (except LDO) without detecting an error condition, the device enters ACTIVE mode.

8.4.9 Power-Down Sequencing

There is no dedicated power-down sequencing. All rails are switched off at the same time. The external FETs of BUCK1 are switched off and the outputs of BUCK2/3/BOOST (PHx) and the LDO are switched in a high-impedance state.

8.4.10 Active

This is the normal operating mode of the device. Transitions to other modes:

\rightarrow ERROR

The device is forced to go to ERROR in case of:

- Any RESET event (without watchdog reset)
- VREG/VREF/VT_REF below undervoltage threshold
- SMPS clock fail

During the transition to ERROR mode the EC is incremented.

→ LOCKED

In case a dedicated SPI command (SPI_LOCK_CMD) is issued.

→ TESTSTART

The device moves to TESTSTART after detecting that $VT < VT_{TH-L}$.

\rightarrow LPM0

The device can be forced to enter LPM0 with a SPI LPM0 command. During this transition the EC is decremented.

If the EC reaches the N_{RES} value, the device transitions to LPM0 mode and EC is cleared. Depending on the state of the WAKE pin, the device remains in LMP0 (WAKE pin low) or restart to TESTSTART (WAKE pin high). To indicate the device entered LPM0 after EC reached N_{RES} value, a status bit EC_OF (error counter overflow, SYS_STAT bit 3) is set. The EC_OF bit is cleared on read access to the SYS_STAT register.

A watchdog reset in ACTIVE mode only increases the EC, but it does not change the device mode.

8.4.11 ERROR

In this mode all power stages and the GPFET are switched off. The devices leave ERROR mode and enter TESTSTART if:

- All rails indicate an undervoltage condition
- No GND loss is detected
- No overtemperature condition is detected

When the EC reaches the N_{RES} value, the device transitions to LPM0 and the EC is cleared. To indicate the device entered LPM0 after EC reached N_{RES} , a status bit EC_OF (error counter overflow, SYS_STAT bit 3) is set. The EC_OF bit is cleared on read access to the SYS_STAT register.

8.4.12 LOCKED

Entering this mode disables the device. The only way to leave this mode is through a power-on reset, thermal shutdown, or the loss of an LPM clock.

8.4.13 LPM0

Low-power mode 0 is used to reduce the quiescent current of the system when no functionality is needed. In this mode the GPFET and all power rails except for DVDD are switched off.

In case a voltage $> V_{WAKE_ON}$ longer than t_{WAKE} is detected on the WAKE pin, the part switches to TESTSTART mode.

8.4.14 Shutdown

The device enters and stays in this mode, as long as $T_J > T_{SDTH} - T_{SDHY}$ or $V_{IN} < V_{POR}$ or DVDD under or overvoltage, or loss of low power clock is detected. Leaving this mode and entering INIT mode generates an internal POR.

8.4.14.1 Power-On Reset Flag

The POR flag in the SYS_STAT SPI register is set:

- When V_{IN} is below the V_{POR} threshold
- System is in thermal shutdown
- · Over or undervoltage on DVDD
- · Loss of low power clock

8.4.15 Wake Pin

Only when the device is in LPM0 mode, it can be activated by a positive voltage on the WAKE pin with a minimum pulse width t_{WAKE} . A valid wake condition is latched. Normal deactivation of the device can only occur through the SPI Interface by sending an SPI command to enter LMP0. Once in LMP0, the device stays in LPM0 when the WAKE pin is low, or restarts to TESTSTART when the WAKE pin is high.

The WAKE pin has an internal pulldown resistance R_{PD-WAKE}, and the voltage on the pin is not allowed to exceed 60 V. A higher voltage compliance level in the application can be achieved by applying an external series resistor between the WAKE pin and the external wake-up signal.

The device cannot be re-enabled by toggling the WAKE pin when the device is in LOCKED state (by SPI command).

Product Folder Links: TPS65310A-Q1




Figure 8-5. Operating Mode Transitions

Sequence completed

8.4.16 IRQ Pin

The IRQ pin has two different functions. In OPERATING mode, the pin is forced low when the voltage on the battery line is below the $V_{SSENSETHx}$ threshold. The IRQ pin is low as long as PRESN is low. If PRESN goes high and the battery line is already below the $V_{SSENSETHx}$ threshold, the IRQ pin is forced high for $t_{VSSENSE}$ BLK.

8.4.17 VBAT Undervoltage Warning

- Low battery condition on VSSENSE asserts IRQ output (interrupt for μC, open drain output)
- · Sense input can be directly connected to VBAT through the resistor
- Detection threshold for undervoltage warning can be selected through the SPI.
- An integrated filter time avoids false reaction due to spikes on the VBAT line.

8.4.18 VIN Over Or Undervoltage Protection

- Undervoltage is monitored on the V_{IN} line, for POR generation.
- Two V_{IN} overvoltage shutdown thresholds (V_{OVTH}) can be selected through the SPI. After POR, the lower threshold is enabled.
- During LPM0, only the POR condition is monitored.
- An integrated filter time avoids false reaction due to spikes on the V_{IN} line.
- In case of overvoltage, the external PMOS is switched off to protect the device. The BUCK1 controller is not switched off and it continues to run until the undervoltage on VREG or BUCK1 output is detected.




Figure 8-6. Overvoltage Or Undervoltage Detection Circuitry

8.4.19 External Protection

The external PMOS switch is disabled if:

- The device detects V_{IN} overvoltage
- The device is in ERROR, LOCKED, POR, INIT, TESTSTART, TESTSTOP or LPM0 mode



Note

Depending on the application, the external PMOS can be omitted as long as VBAT < 40 V




Figure 8-7. PMOS Control Circuitry

8.4.20 Overtemperature Detection And Shutdown

There are two levels of thermal protection for the device.

Overtemperature is monitored locally on each regulator.

OT for BUCK1-3: If a thermal monitor on the buck rails reaches a threshold higher than T_{OTTH} , the device enters ERROR mode. Leaving ERROR mode is only possible if the temperature is below $T_{OTTH} - T_{OTHY}$.

OT for BOOST/LDO: If the temperature monitor of the BOOST or the LDO reaches the T_{OTTH} threshold, the corresponding regulator is switched off.

Overtemperature Shutdown: is monitored on a central die position. In case the T_{SDTH} is reached, the device enters shutdown mode. It leaves shutdown when the TSD sensor is below $T_{SDTH} - T_{SDHY}$. This event internally generates a POR.

8.4.21 Independent Voltage Monitoring

The device contains independent voltage-monitoring circuits for BUCK1–3, LDO, VIO and BOOST. The reference voltage for the voltage monitoring unit is derived from an independent bandgap. BUCKs 1–3 use separate input pins for monitoring. The monitoring circuit is implemented as a window comparator with an upper and lower threshold.

If there is a violation of the upper (only LDO [RAMP, VTCHECK], or BUCK1–3) or lower threshold (only BUCK1–3, or VIO), the device enters ERROR mode, RESN and PRESN are asserted low, the external PMOS (main system switch) is switched off, and the EC is incremented.

In TESTSTART mode, a self-test of the independent voltage monitors is performed.

In case any of the supply rails for BUCK2/3, LDO or BOOST are not used in the application, the respective VMON2/3 or VSENSE4/5 pin of the unused supply must be connected to VMON1. Alternatively, the VSENSE4 pin can also be connected directly to ground in case the LDO is not used.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

8.4.22 GND Loss Detection

All power grounds PGNDx are monitored. If the voltage difference to GND exceeds $V_{\text{GLTH-low}}$ or $V_{\text{GLTH-high}}$, the device enters ERROR mode. RESN and PRESN are asserted low, the external PMOS (main system switch) is switched off, and the EC is incremented.

8.4.23 Reference Voltage

The device includes a precise voltage reference output to supply a system ADC. If this reference voltage is used in the application, a decoupling capacitor between 0.6 and 5 μ F must be used. If this reference voltage is not used in the application, this decoupling capacitor can be left out. The VREF output is enabled in RAMP state. The output is protected against a short to GND.

8.4.24 Shutdown Comparator

An auxiliary, short circuit protected output supplied from DVDD is provided at the VT_REF pin. It is used as a reference for an external resistive divider to the VT pin. In case a voltage > VTTH is detected on the VT pin, the main switch (external PMOS driven by GPFET) is switched off. This functionality can be used to monitor over and under temperature (using a NTC resistor) to avoid operation below or above device specifications.

If the voltage at VT_REF falls below $V_{VT_REF\ SH}$ while the shutdown comparator is enabled, an ERROR transition occurs. The shutdown comparator is enabled in VTCHECK state, and can be turned off by SPI. Disabling the comparator saves power by also disabling the VT_REF output.

8.4.25 LED And High-Side Switch Control

This module controls an external PMOS in current-limited high-side switch.

The current levels can be adjusted with an external sense resistor. Enable and disable is done with the HS_EN bit. The switch is controlled by the HSPWM input pin. Driving HSPWM high turns on the external FET.

The device offers an open load diagnostic indicated by the HS_OL flag in the SPI register PWR_STAT. Open load is also indicated in case the voltage on VINPROT-VSSENSE does not drop below the threshold when PWM is low (self-test).

A counter monitors the overcurrent condition to detect the risk of overheating. While HSPWM = high and HS_EN = high the counter is incremented during overcurrent conditions, and decremented if the current is below the overcurrent threshold at a sampling interval of $t_{S\ HS}$ (shown in Figure 8-9). When reaching a net current limit time of $t_{HSS\ CL}$, the driver is turned off and the HS_EN bit is cleared. This feature can be disabled by SPI bit HS_CLDIS. When HS_EN is cleared, the counter is reset.




Figure 8-8. High-Side Control Circuit




Figure 8-9. HS Overcurrent Counter

Note

In case the LED or High-Side Switch Control is not used in the application, HSSENSE must be connected to VINPROT

8.4.26 Window Watchdog

WD in Operating Mode:

The WD is used to detect a malfunction of the MCU and DSP. Description:

- Timeout trigger mode with long timing starts on the rising edge at RESN
- · Window trigger mode with fixed timing after the first and each subsequent rising edge at the WD pin
- · Watchdog is triggered by rising edge at the WD pin

A watchdog reset happens by:

- · A trigger pulse outside the WD trigger open window
- · No trigger pulse during window time

After the RESN pin is released (rising edge) the DSP and MCU must trigger the WD by a rising edge on the WD pin within a fixed time $t_{timeout}$. With this first trigger, the window watchdog functionality is released.




Figure 8-10. WD Window Description

8.4.27 Timeout In Start-Up Modes

A timer is used to limit the time during which the device can stay in each of the start-up modes: TESTSTART, TESTSTOP, VTCHECK and RAMP. If the device enters one of these start-up modes and V_{IN} or VT is not in a proper range, the part enters LPM0 after $t_{timeout}$ is elapsed and the WAKE pin is low.

8.5 Programming

8.5.1 SPI

The SPI provides a communication channel between the TPS65310A-Q1 device and a controller. The TPS65310A-Q1 device is always the peripheral. The processor/MCU is always the controller . The SPI controller selects the TPS65310A-Q1 device by setting CSN (chip select) to low. SDI (peripheral in) is the data input, SDO (peripheral out) is the data output, and SCK (serial clock input) is the SPI clock provided by the controller. If chip select is not active (high), the data output SDO is high impedance. Each communication consist of 16 bits.

1 bit parity (odd) (parity is built over all bits including: R/W, CMD ID[5:0], DATA[7:0])

1 bit R/W; read = 0 and write = 1

6 bits CMD identifier

8 bits data

Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Parity	R/W	CMD_ID5	CMD_ID4	CMD_ID3	CMD_ID2	CMD_ID1	CMD_ID0	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0

Figure 8-11. SPI Bit-Frame

Each command is valid if:

- · A valid CMD ID is sent
- The parity bit (odd) is correct
- · Exactly 16 SPI clocks are counted between falling and rising edge of CSN

The response to each controller command is given in the following SPI cycle. The response address is the CMD_ID of the previous sent message and the corresponding data byte. The response data is latched with the previous cycle such that a response to a write command is the status of the register before the write access. (Same response as a read access.) The response to an invalid command is the original command with the correct parity bit. The response to an invalid number of SPI clock cycles is a SPI_SCK_FAIL communication (CMD_ID = 0x03). Write access to a read-only register is not reported as an SPI error and is treated as a read access. The initial answer after the first SPI command sent is: CMD_ID[5:0] = 0x3F and Data[7:0] 0x5A.

8.5.1.1 FSI Bit

The peripheral transmits an FSI bit between the falling edge of CSN and the rising edge of SCK. If the SDO line is high during this time, a failure occurred in the system and the MCU must use the PWR_STAT to get the root cause. A low level of SDO indicates normal operation of the device.

The FSI bit is set when: $PWR_STAT != 0x00$, or $(SYS_STAT \text{ and } 0x98) != 0x00$, or $SPI_STAT != 0x00$. The FSI is cleared when all status flags are cleared.

8.6 Register Maps

8.6.1 Register Description

Table 8-2. Register Description

	Table 6 2. Register Bescription											
CMD_ID	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
0x00	NOP					0x00						
0x03	SPI_SCK_FAIL	1	0	0	SCK_OF	SCK[3]	SCK[2]	SCK[1]	SCK[0]			
0x11	LPM0_CMD					0xAA	•					
0x12	LOCK_CMD					0x55						

Product Folder Links: TPS65310A-Q1

Table 8-2. Register Description (continued)

	Tubio o Integrator Decembran (communa)										
CMD_ID	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
0x21	PWR_STAT	BUCK_FAIL	VREG_FAIL	OT_BUCK	OT_LDO	OT_BOOST	LDO_FAIL	BOOST_FAIL	HS_OL		
0x22	SYS_STAT	WD	POR	TestMode	SMPCLK_FAIL	EC_OF	EC2	EC1	EC0		
0x23	SPI_STAT						CLOCK_FAIL	CMD_ID FAIL	PARITY FAIL		
0x24	COMP_STAT					BUCK3-1	BUCK3-0	BUCK2-1	BUCK2-0		
0x29	Serial Nr 1					Bit [7:0]					
0x2A	Serial Nr 2					Bit [15:8]					
0x2B	Serial Nr 3					Bit [23:16]					
0x2C	Serial Nr 4					Bit [31:24]					
0x2D	Serial Nr 5					Bit [39:32]					
0x2E	Serial Nr 6					Bit [47:40]					
0x2F	DEV_REV	Major3	Major2	Major1	Major0	Minor3	Minor2	Minor1	Minor0		
0x31	PWR_CONFIG		BUCK2_EN	BUCK3_EN	LDO_EN	BOOST_EN	HS_EN	GPFET_OV_HIGH	IRQ_THRES		
0x32	DEV_CONFIG					HL_CLDIS	VT_EN	RSV	RSV		
0x33	CLOCK_CONFIG	F_EN	SS_EN	SS_MODE	F4	F3	F2	F1	F0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

8.6.2 NOP0X00

Figure 8-12. NOP0X00

	NOP 0x00											
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
After RESET	0	0	0	0	0	0	0	0				
Read	0	0	0	0	0	0	0	0				
Write	d.c.	d.c.	d.c.	d.c.	d.c.	d.c.	d.c.	d.c.				

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

8.6.2.1 SPI_SCK_FAIL 0x03

Figure 8-13. SPI_SCK_FAIL 0x03

	SPI_SCK_FAIL 0x03												
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0					
Default after RESET	1	0	0	0	0	0	0	0					
Read	1	0	0	SCK_OF	SCK[3]	SCK[2]	SCK[1]	SCK[0]					
Write	d.c.	d.c.	d.c.	d.c.	d.c.	d.c.	d.c.	d.c.					

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Bit Name	Bit No.		Description			
		Betw	reen a falling and a rising edge of CSN, the number of SCK was greater than 16.			
SCK_OF	4	0:				
		1:	Number of SCK cycles was > 16			
Comment: This flag is cleared after its content is transmitted to the controller.						

Bit Name	Bit No.	Description			
SCK[3:0]	3:0	The number of rising edges on SCK between a falling and a rising edge of CSN minus 1. Saturates at 0xF if 16 or more edges are received.			
Comment: This flag is cleared after its content is transmitted to the controller.					

8.6.2.2 LPMO_CMD 0x11

Figure 8-14. LPMO_CMD 0x11

				LPM0_CMD 0x	c11			
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
After RESET	0	0	0	0	0	0	0	0
Read	0	0	0	0	0	0	0	0
Write					0xAA			

This command is used to send the device into LPM0 mode.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

8.6.2.3 LOCK_CMD 0x12

Figure 8-15. LPMO_CMD 0x12

LOCK_CMD 0x12								
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
After RESET	0	0	0	0	0	0	0	0
Read	0	0	0	0	0	0	0	0
Write					0x55			
Sending a lock c	ommand (0x55) brings the dev	vice into LOCK	mode. Only a f	POR brings the	device out of thi	s state.	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

8.6.2.4 PWR_STAT 0x21

Figure 8-16. PWR_STAT 0x21

	ga. o							
			P\	VR_STAT 0x2	1			
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Default after POR	0	0	0	0	0	0	0	0
Read	BUCK_FAIL	VREG_FAIL	OT_BUCK	OT_LDO	OT_BOOST	LDO_FAIL	BOOST_FAIL	HS_OL
Write	d.c.	d.c.	d.c.	d.c.	d.c.	d.c.	d.c.	d.c.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Bit Name	Bit No.		Description				
		BUG	CK power fail flag				
BUCK_FAIL	7	0:					
		1:	Power stages shutdown detected caused by OC BUCK1, UV, OV, loss of GND (BOOST + all bucks)				
BUCK FAIL flag i	s cleared in	case	the fail condition is not present anymore and the flag is transmitted to the controller.				

Bit Name	Bit No.		Description				
		nal voltage regulator too low					
VREG_FAIL	6	0:					
		1:	VREG fail				
VREG FAIL flag is cleared in case the fail condition is not present anymore and the flag is transmitted to the controller.							

Bit Name	Bit No.		Description					
		BUC	K1-3 overtemperature flag					
OT_BUCK	5	0:						
		1:	IC power stages shutdown due to overtemperature					

Submit Document Feedback

Product Folder Links: TPS65310A-Q1



Bit Name	Bit No.	Description				
OT flag is cleared in case the fail condition is not present anymore and the flag is transmitted to the controller.						

Bit Name	Bit No.		Description				
		LDO	overtemperature flag				
OT_LDO	4	0:					
		1:	LDO shutdown due to overtemperature				
OT flag is cleared in case the fail condition is not present anymore and the flag is transmitted to the controller.							

Bit Name	Bit No.		Description				
		ВОС	DST overtemperature flag				
OT_BOOST	3	0:					
		1:	BOOST shutdown due to overtemperature				
OT flag is cleared in case the fail condition is not present anymore and the flag is transmitted to the controller.							

Bit Name	Bit No.		Description				
		LDO	under or overvoltage flag				
LDO_FAIL	2	0:					
		1:	LDO out of regulation				
LDO_FAIL flag is cleared if there is no undervoltage and no overvoltage and the flag is transmitted to the controller.							

Bit Name	Bit No.		Description		
		Boo	ster under or overvoltage flag or loss of GND		
BOOST_FAIL	1	0:			
		1:	Booster out of regulation		
BOOST_FAIL flag is cleared if there is no undervoltage and no overvoltage and the flag was transmitted to the controller.					

Bit Name	Bit No.		Description		
		High	n-side switch open load condition		
HS_OL	0	0:			
		1:	Open load at high side		
Bit indicates current OL condition of high side (no flag)					

8.6.2.5 SYS_STAT 0x22

Figure 8-17. SYS_STAT 0x22

	SYS_STAT 0x22											
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
Default after POR	0	0	0	0	0	0	0	1				
Read	WD	POR	Testmode	SMPCLK_FAIL	0	EC2	EC1	EC0				
Write	d.c.	d.c.	d.c.	d.c.	d.c.	d.c.	d.c.	d.c.				

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Bit Name	Bit No.		Description		
Watchdog reset flag		Watc	ndog reset flag		
WD	7	0:			
		1:	Last reset caused by watchdog		
Comment: This flag is cleared after its content is transmitted to the controller.					

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



Bit Name	Bit No.		Description				
		Pow	er-on reset flag				
POR	6	0:					
		1:	Last reset caused by a POR condition				
Comment: This flag is cleared after its content is transmitted to the controller.							

Bit Name	Bit No.		Description			
		If this	s bit is set, the device entered test mode			
Testmode	5	0:				
		1:	Device in Testmode			
Comment: This flag is cleared after its content is transmitted to the controller and the device left the test mode.						

Bit Name	Bit No.		Description		
01150111		If thi	s bit is set, the clock of the switch mode power supplies is too low.		
SMPCLK_ FAIL	4	0:	Clock OK		
		1:	Clock fail		
Comment: Thi	Comment: This flag is cleared after its content is transmitted to the controller.				

Bit Name	Bit No.		Description			
		Actu	al error flag counter			
EC [2:0]	0-2	0:	-			
		1:	-			
*Error Counter	*Error Counter is only deleted with a POR					

8.6.2.6 SPI_STAT 0x23

Figure 8-18. SPI_STAT 0x23

	SPI_STAT 0x23									
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
Default after RESET	0	0	0	0	0	0	0	0		
Read	0	0	0	0	0	CLOCK_FAIL	CMD_ID FAIL	PARITY FAIL		
Write	d.c.	d.c.	d.c.	d.c.	d.c.	d.c.	d.c.	d.c.		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Bit Name	Bit No.		Description					
		Betv	veen a falling and a rising edge of CSN, the number of SCK does not equal 16					
CLOCK_FAIL	2	0:						
		1:	Wrong SCK					
Comment: This	Comment: This flag is cleared after its content is transmitted to the controller.							

Bit Name	Bit No.	Description					
		Last received CMD_ID in a reserved area					
CMD_ID FAIL	1	0:					
		1: Wrong CMD_ID					
Comment: This	Comment: This flag is cleared after its content is transmitted to the controller and is not set if the number of SCK cycles is incorrect						

Bit Name	Bit No.		Description				
		Last	received command has a parity bit failure				
PARITY_FAIL	0	0:					
		1:	Parity bit error				

Product Folder Links: TPS65310A-Q1

Bit Name	Bit No.	Description

Comment: This flag is cleared after its content is transmitted to the controller and is not set if the number of SCK cycles is incorrect.

8.6.2.7 COMP_STAT 0x24

Figure 8-19. COMP STAT 0x24

			<u> </u>							
COMP_STAT 0x24										
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
Default after RESET	0	0	0	0	0	1	1	0		
Read	0	0	0	0	BUCK3-1	BUCK3-0	BUCK2-1	BUCK2-0		
Write	d.c.	d.c.	d.c.	d.c.	d.c.	d.c.	d.c.	d.c.		
Register to rea	Register to read back the actual BUCK2 and BUCK3 compensation settings on COMP2 and COMP3. 0x1 ≥ 0 V 0 x 2 ≥ VREG 0 x 3 ≥ open									

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

8.6.2.8 DEV_REV 0x2F

Figure 8-20. DEV_REV 0x2F

DEV_REV 0x2F										
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
After RESET	Major3	Major2	Major1	Major0	Minor3	Minor2	Minor1	Minor0		
Read	Major3	Major2	Major1	Major0	Minor3	Minor2	Minor1	Minor0		
Write	d.c.									
Hard coded device revision can be read from this register										

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

8.6.2.9 PWR_CONFIG 0x31

Figure 8-21. PWR_CONFIG 0x31

PWR_CONFIG 0x31										
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
Default after RESET	0	1	1	0	1	0	0	0		
Read	0	BUCK2_EN	BUCK3_EN	LDO_EN	BOOST_EN	HS_EN	GPFET_OV_HIGH	IRQ_THRES		
Write	0	BUCK2_EN	BUCK3_EN	LDO_EN	BOOST_EN	HS_EN	GPFET_OV_HIGH	IRQ_THRES		
This register contains all power rail enable bits.										

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Bit Name	Bit No.		Description		
		BUC	CK2 enable flag		
BUCK2_EN	6	0:			
		1:	Enable BUCK2		
After reset, BUCK2 is enabled					

Bit Name	Bit No.		Description				
		BUC	K3 enable flag				
BUCK3_EN	5	0:					
		1:	Enable BUCK3				
After reset, BUC	After reset, BUCK3 is enabled						

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



Bit Name	Bit No.		Description				
		LDC	enable flag				
LDO_EN	4	0:					
		1:	LDO enabled				
After reset, LD	After reset, LDO is disabled						

Bit Name	Bit No.		Description				
		ВОС	DST enable				
BOOST_EN	3	0:					
		1:	BOOST enabled				
After reset, BO	After reset, BOOST is enabled						

Bit Name	Bit No.		Description				
		LED	and high-side switch enable				
HS_EN	2	0:	High side disabled				
		1:	High side enabled				
After reset, high s	After reset, high side is disabled						

Bit Name	Bit No.		Description				
		Protection FET overvoltage shutdown					
GPFET_OV_HIGH	1	0:	Protection FET switches off at VIN > V _{OVTH-L}				
		1:	Protection FET switches off at VIN > V _{OVTH-H}				
After reset, the lower VIN protection threshold is enabled							

Bit Name	Bit No.		Description				
		VSSENSE IRQ low voltage interrupt threshold select					
IRQ_THRES	0	0:	Low threshold selected (V _{SSENSETH_L})				
		1:	High threshold selected (V _{SSENSETH_H})				
After reset, the	After reset, the lower VBAT monitoring threshold is enabled						

8.6.2.10 DEV_CONFIG 0x32

Figure 8-22. DEV_CONFIG 0x32

	· · · · · · · · · · · · · · · · · · ·								
	DEV_CONFIG 0x32								
	Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0								
Default after RESET	0	0	0	0	0	1	1	0	
Read	0	0	0	0	0	VT_EN	RSV	RSV	
Write	d.c.	d.c.	d.c.	d.c.	d.c.	VT_EN	1	0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Bit Name	Bit No.	Description				
		LED and high-side switch current limit counter disable bit				
HS_CLDIS	3	0: LED and high-side switch current limit counter enabled				
		1: LED and high-side switch current limit counter disabled				

Bit Name	Bit No.	Description				
		enable bit				
VT_EN	2	VT monitor disabled				
		VT monitor enabled				

Product Folder Links: TPS65310A-Q1

Bit Name Bit No. Description

The VT monitor cannot be turned on after it was turned off. Turn on only happens during power up in the VTCHECK state.

Bit Name	Bit No.		Description				
		Volta	age reference enable bit				
RSV	1	0:	not recommended setting				
		1:	default setting				

Bit Name	Bit No.	Description				
		eserved - keep this bit at 1				
RSV	0	default setting				
		not recommended setting				

8.6.2.11 CLOCK_CONFIG 0x33

Figure 8-23. CLOCK CONFIG 0x33

	g o _o o o o o							
	CLOCK_CONFIG 0x33							
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Default after RESET	0	0	0	1	0	0	0	0
Read	F_EN	SS_EN	SS_MODE	F4	F3	F2	F1	F0
Write	F_EN	SS_EN	SS_MODE	F4	F3	F2	F1	F0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Bit Name	Bit No.	Description				
		quency tuning enable register				
F_EN	7	Off – Setting of Bit4Bit0 are not effective, setting of Bit6 and Bit5 become	effective			
		On – Setting of Bit4Bit0 become effective, setting of Bit6 and Bit5 are not	effective			

Bit Name	Bit No.		Description					
		Spre	pread spectrum mode enable					
SS_EN	6	0:	Spread spectrum option for all switching regulators disabled					
			Spread spectrum option for all switching regulators enabled (only when F_EN = 0)					
When enable	ed, the swite	ching	frequency of BUCK1, BUCK2, BUCK3 and BOOST is modulated between 0.8 × f _{osc} and f _{osc}					

Bit Name	Bit No.		Description				
		Spre	ad spectrum mode select (effective only when F_EN = 0)				
SS_MODE	5	0:	Pseudo random				
		1:	Triangular				

Bit Name Bit No. Description									
F4, F3, F2, F1, F0	4-0	Frequency tuning register (effective only when F_EN = 1)							
0x10 is default value, trim range is 25% for 0x00 setting to 20% for 0x15 setting. Frequency tuning influences the switching frequency of									

0x10 is default value, trim range is 25% for 0x00 setting to –20% for 0x1F setting. Frequency tuning influences the switching frequency of BUCK1, BUCK2, BUCK3 and BOOST as well as the watchdog timing.

Copyright © 2021 Texas Instruments Incorporated

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The TPS65310A-Q1 device is a multi-rail power supply including one buck controller, two buck converters, one boost converter and one linear regulator (LDO). The buck controller is typically used to convert a higher car battery voltage to a lower DC voltage which is then used as pre-regulated input supply for the buck converters, boost converter, and the linear regulator. Use the following design procedure and application example to select component values for the TPS65310A-Q1 device.

9.2 Typical Applications

9.2.1 Buck Controller 1




Figure 9-1. Buck Controller Schematic

9.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 9-1.

Table 9-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE			
Input voltage	12 V			

Table 9-1. Design Parameters (continued)

DESIGN PARAMETER	EXAMPLE VALUE
Output voltage (VBUCK1)	3.8 V
Maximum output current (Imax_peak_coil)	2.5 A
Load Step ΔIOUT	1.25A
Output current ripple IL_ripple	500 mA
Output voltage ripple	3 mV
Allowed voltage step on output ΔVOUT	0.228 (or 6%)
Switching frequency (fSWBUCK1)	490 kHz
Bandwidth (FBW)	≈ 60 kHz

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Adjusting the Output Voltage for the BUCK1 Controller

A resistor divider from the output node to the VSENSE1 pin sets the output voltage. TI recommends using 1% tolerance or better divider resistors. Start with 16 k Ω for the R1 resistor and use Equation 1 to calculate R2 (see Figure 9-1).

$$R2 = \frac{R1 \times (V_{BUCK1} - 0.8 \text{ V})}{0.8 \text{ V}}$$
 (1)

Therefore, for the value of V_{BUCK1} to equal to 3.8V, the value of R2 must be 60.4 kOhms.

For voltage monitoring of the BUCK1 output voltage, placing an additional resistive divider with the exact same values from the output node to the VMON1 pin is recommended for safety reasons (see Figure 9-1). If no safety standard must be fulfilled in the application, the VMON1 pin can be directly connected to VSENSE1 pin without the need for this additional resistive divider.

9.2.1.2.2 Output Inductor, Sense Resistor and Capacitor Selection for the BUCK1 Controller

An external resistor senses the current through the inductor. The current sense resistor pins (S1 and S2) are fed into an internal differential amplifier which supports the range of VBUCK1 voltages. The sense resistor $R_{\rm S}$ must be chosen so that the maximum forward peak current in the inductor generates a voltage of 75 mV across the sense pins. This specified typical value is for low duty cycles only. At typical duty-cycle conditions around 28% (assuming 3.8-V output and 12-V input), 60 mV is a more reasonable value, considering tolerances and mismatches. The typical characteristics (see Reduction of Current Limit vs Duty Cycle) provide a guide for using the correct current-limit sense voltage.

$$R_{S} = \frac{60 \text{ mV}}{I_{\text{max_peak}}}$$
 (2)

Optimal slope compensation which is adaptive to changes in input voltage and duty cycle allows stable operation at all conditions. In order to specify optimal performance of this circuit, the following condition must be satisfied in the choice of inductor and sense resistor:

$$L = 410 \times R_{s} \tag{3}$$

where

- L = inductor in µH
- R_s = sense resistor in Ω

The current sense pins S1 and S2 are high impedance pins with low leakage across the entire VBUCK1 range. This allows DCR current sensing (see Detailed Block Diagram Of Buck 1 Controller) using the DC resistance of the inductor for better efficiency.



For selecting the output capacitance and its ESR resistance, the following set of equations can be used:

$$C_{OUT} > \frac{2 \times \Delta I_{OUT}}{f_{SW} \times \Delta V_{OUT}}$$

$$C_{OUT} > \frac{1}{8 \times f_{SW}} \times \frac{I_{L-ripple}}{V_{o_ripple}}$$

$$R_{ESR} < \frac{V_{o_ripple}}{I_{L-ripple}}$$
(4)

where

- f_{sw} is the 490-kHz switching frequency
- ΔI_{OUT} is the worst-case load step from the application
- ΔV_{OUT} is the allowed voltage step on the output
- V_{o ripple} is the allowed output voltage ripple
- I_{L ripple} is the ripple current in the coil

9.2.1.2.3 Compensation of the Buck Controller

The main buck controller requires external type 2 compensation on pin COMP1 for normal mode operation. The components can be calculated as follows.

- Select a value for the bandwidth, F_{BW}, to be between f_{SWBUCK1} / 6 (faster response) and f_{SWBUCK1} / 10 (more conservative)
- 2. Use Equation 5 to select a value for R3 (see Figure 8-2).

$$R3 = \frac{2\pi \times F_{BW} \times V_{OUT1} \times C_{OUT1}}{gm \times K_{CFB} \times V_{refBUCK}}$$
(5)

where

- C_{OUT1} is the load capacitance of BUCK1
- · gm is the error amplifier transconductance
- $K_{CFB} = 0.125 / R_s$
- V_{refBUCK} is the internal reference voltage
- 3. Use Equation 6 to select a value for C1 (in series with R3, see Figure 8-2) to set the zero frequency close to F_{BW} / 10.

$$C1 = \frac{10}{2\pi \times R3 \times F_{BW}}$$
 (6)

 Use Equation 7 to select a value for C2 (parallel with R3, C1, see Figure 8-2) to set the second pole below f_{SWBUCK1} / 2

$$C2 = \frac{1}{2\pi \times R3 \times F_{BW} \times 3} \tag{7}$$

Product Folder Links: TPS65310A-Q1

For example:

$$f_{SWBUCK1} = 490 \text{ kHz}, V_{refBUCK} = 0.8 \text{ V}, F_{BW} = 60 \text{ kHz}$$

$$V_{OUT1} = 3.8 \text{ V}, C_{out 1} = 50 \mu\text{F}, R_s = 22 \text{ m}\Omega$$

Assuming capacitor de-rating, we select the below values:

$$C2 = 47pF$$

$$C1 = 0.0047 uF$$

Resulting in F_{BW}: 57 kHz

Resulting in zero frequency: 4.2 kHz

Resulting in second pole frequency: 193 kHz

Stability and load step response must be verified in measurements to fine tune the values of the compensation components.

9.2.1.2.4 Bootstrap Capacitor for the BUCK1 Controller

The BUCK1 controller requires a bootstrap capacitor. This bootstrap capacitor must be 0.1 µF. The bootstrap capacitor is located between the PH1 pin and the BOOT1 pin (see Buck Controller Schematic). The bootstrap capacitor must be a high-quality ceramic type with X7R or X5R grade dielectric for temperature stability.

9.2.1.3 BUCK 1 Application Curve




Figure 9-2. Efficiency Results Of Buck1

9.2.2 Synchronous Buck Converters BUCK2 and BUCK3




Figure 9-3. Synchronous Buck Converter Schematic

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

9.2.2.1 Design Requirements

For this design example, use the parameters listed in Table 9-2.

Table 9-2. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	3.8 V
Output voltage (V _{BUCK2/3})	3.3 V 1.2 V
Maximum output current (I _{max_peak})	2 A
Output current ripple ΔI _{L_PP}	300 mA
Switching frequency (f _{SWBUCK2/3})	0.98 MHz

9.2.2.2 Detailed Design Procedure

9.2.2.2.1 Adjusting the Output Voltage for the BUCK2 and BUCK3 Converter

A resistor divider from the output node to the VSENSE2 to ground respectively between the VSENSE3 to ground pin sets the output voltage (see Figure 9-3). TI recommends using 1% tolerance or better divider resistors. Start by selecting 1.6 k Ω for the value of the R $_x$ resistor between the VSENSE2 to ground respectively between the VSENSE3 to ground pin VSENSE3 pin and use Equation 8 to calculate the value for the R $_y$ resistor between BUCK2 and BUCK3 output and the VSENSE2 to ground respectively between the VSENSE3 to ground pin.

$$R_{y} = \frac{R_{x} \times (V_{BUCK2/3} - 0.8 \text{ V})}{0.8 \text{ V}}$$
(8)

Therefore, for V_{BUCK2} to equal to 3.3 V, the value of R_y must be 4.99k. For V_{BUCK3} to equal to 1.2 V, the value of R_v must be 806 Ohms.

For voltage monitoring of the BUCK2 and BUCK3 output voltage, placing an additional resistive divider with exact same values from the output node to the VMON2 and VMON3 pins is recommended for safety reasons (see Figure 9-3). If no safety standard must be fulfilled in the application, the VMON2 and VMON3 pins can be directly connected to VSENSE2 and VSENSE3 pins without the need for this additional resistive divider.

9.2.2.2.2 Output Inductor Selection for the BUCK2 and BUCK3 Converter

The inductor value L depends on the allowed ripple current $\Delta I_{L_{PP}}$ in the coil at chosen input voltage V_{IN} and output voltage V_{OUT} , and given switching frequency f_{sw} :

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{\Delta I_{L_PP} \times V_{IN} \times f_{sw}}$$
(9)

For example:

$$V_{IN} = 5 V$$

$$V_{OUT} = 3.3 V$$

$$\Delta I_{1 PP} = 0.35 \text{ mA}$$

$$f_{sw} = 0.98 \text{ MHz}$$

$$\rightarrow$$
 L \approx 3.3 μ H

9.2.2.2.3 Compensation of the BUCK2 and BUCK3 Converters

The regulators operate in forced continuous mode, and have internal frequency compensation. The frequency response can be adjusted to the selected LC filter by setting the COMP2 and COMP3 pin low, high, or floating. After selecting the output inductor value as previously described, the output capacitor must be chosen so that the L \times C_{OUT} \times V_{BUCK2/3} product is equal to or less than one of the three values, as listed in Table 9-3.

COMP 2/3	L × C _{OUT} × V _{BUCK2/3}	EXAMPLE COMPONENTS
= 0 V	125 μF × μH × V	40 μF × 2.7 μH × 1.2 V
= OPEN	250 μF × μH × V	30 μF × 3.3 μH × 2.5 V
= VREG	500 μF × μH × V	200 μF × 2.2 μH × 1.2 V

Larger output capacitors can be used if a feed-forward capacitor is placed across the upper resistance, R_y , of the feedback divider. This works effectively for output voltages > 2 V. With an RC product greater than 10 μ s, the effective $V_{BUCK2/3}$ at higher frequencies can be assumed as 0.8 V, thus allowing an output capacitor increase by a factor equal to the ratio of the output voltage to 0.8 V.

9.2.2.2.4 Bootstrap Capacitor for the BUCK2/3 Converters

The BUCK2 and BUCK3 converters require a bootstrap capacitor. This bootstrap capacitor must be $0.1~\mu F$. The bootstrap capacitor is located between the PH2 pin and the BOOT2 pin and between the PH3 pin and the BOOT3 pin (see Synchronous Buck Converter Schematic). The bootstrap capacitor must be a high-quality ceramic type with X7R or X5R grade dielectric for temperature stability.

9.2.2.3 Application Curves




Figure 9-4. Efficiency Buck2 = 3.3 V At 25°C L = 3.3 uH, C = 20 uF, COMP2 Pin Open EXTSUP Pin Open, Measured Buck2 Output Power With Respect To VSUP2 Input Power




Figure 9-5. Efficiency Buck3 = 1.2 V At 25°C L = 3.3 uH, C = 30 uF, COMP2 Pin To Ground EXTSUP Pin Open, Measured Buck3 Output Power With Respect To VSUP3 Input Power




Figure 9-6. Buck2 = 3.3-V Efficiency At 0.5 A vs Temperature L = 3.3 uH, C = 20 uF, Comp2 Pin Open EXTSUP Pin Open, Measured Buck2 Output Power With Respect To VSUP2 Input Power




Figure 9-7. Buck3 = 1.2-V Efficiency At 1 A vs Temperature L = 3.3 uH, C = 30 uF, COMP2 Pin To Ground EXTSUP Pin Open, Measured Buck3 Output Power With Respect To VSUP3 Input Power




Figure 9-8. Buck2 = 3.3-V Peak Efficiency vs Temperature L = 3.3 uH, C = 20 uF, COMP2 Pin Open EXTSUP Pin Open, Measured Buck2 Output Power With Respect To VSUP2 Input Power




Figure 9-9. Buck3 = 1.2-V Peak Efficiency vs Temperature L = 3.3 uH, C = 30 uF, COMP2 Pin To Ground EXTSUP Pin Open, Measured Buck3 Output Power With Respect To VSUP3 Input Power

9.2.3 BOOST Converter




Figure 9-10. BOOST Converter Schematic

9.2.3.1 Design Requirements

For this design example, use the parameters listed in Table 9-4.

Table 9-4. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE			
Input voltage	3.8 V			
Output voltage (V _{BOOST})	5 V			
Peak coil current (I _{peak_coil})	1 A			
Maximum output current I _{OUT}	≈ 400 mA			
Output current ripple ΔI _{L_PP}	200 mA			
Switching frequency (f _{SWBOOST})	0.98 MHz			

9.2.3.2 Detailed Design Procedure

9.2.3.2.1 Adjusting the Output Voltage for the Boost Converter

A resistor divider from the output node to the VSENSE5 pin sets the output voltage. TI recommends using 1% tolerance or better divider resistors. Start with a value of 1.6 k Ω for the R_x resistor and use Equation 10 to calculate R_y (see Figure 9-10).

$$R_{y} = \frac{R_{x} \times (V_{BOOST} - 0.8 \text{ V})}{0.8 \text{ V}}$$

$$(10)$$

Therefore, for the value of V_{BOOST} to equal to 5 V, the value of R_v must be 8.4 k Ω .

9.2.3.2.2 Output Inductor and Capacitor Selection for the BOOST Converter

The inductor value L depends on the allowed ripple current $\Delta I_{L_{PP}}$ in the coil at chosen input voltage V_{IN} and output voltage V_{OUT} , and given switching frequency f_{sw} :

$$L = \frac{V_{IN} \times (V_{OUT} - V_{IN})}{\Delta I_{L-PP} \times V_{OUT} \times f_{sw}}$$
(11)

For example:

 $V_{IN} = 3.3 \text{ V (from BUCK1)}$

$$V_{OUT} = 5 V$$

 ΔI_{LPP} = 200 mA (20% of 1-A peak current)

$$f_{sw}$$
 = 0.98 MHz

$$\rightarrow$$
 L \approx 4.7 μ H

The capacitor value C_{OUT} must be selected such that the L-C double-pole frequency F_{LC} is in the range of 10 kHz–15 kHz. The F_{LC} is given by Equation 12:

$$F_{LC} = \frac{V_{IN}}{2 \times \pi \times V_{OUT} \times \sqrt{L \times C_{OUT}}}$$
(12)

The right half-plane zero F_{RHPZ}, as given in Equation 13, must be > 200 kHz:

$$F_{RHPZ} = \frac{V_{IN}^2}{2 \times \pi L \times I_{OUT} \times V_{OUT}} > 200 \text{ kHz}$$
(13)

where

· I_{OUT} represents the load current

If the condition $F_{RHPZ} > 200$ kHz is not satisfied, L and therefore C_{OUT} have to be recalculated.

9.2.3.2.3 Compensation of the BOOST Converter

The BOOST converter requires an external R-C network for compensation (see Figure 9-10, COMP5). The components can be calculated using Equation 14 and Equation 15:

$$R = 120 \times V_{IN} \times \left(\frac{F_{BW}}{F_{LC}}\right)^{2} \tag{14}$$

$$C = \frac{1}{2 \times \pi \times R \times F_{LC}}$$
 (15)

where

- F_{BW} represents the bandwidth of the regulation loop, and must be set to 30 kHz
- F_{LC} represents the L-C double-pole frequency, as mentioned previously

For example:

 $V_{IN} = 3.8 \text{ V}$

 $V_{OUT} = 5 V$

 $L = 4.7 \mu H$

C = 54 uF

 \rightarrow F_{LC} = 7.6 kHz

 $F_{BW} = 30 \text{ kHz}$

→ R ≈ 8 k

→ C ≈ 2.7 nF

Stability and load step response must be verified in measurements to fine tune the values of the compensation components. Like in this case, while fine tuning, it was observed on the EVM that using 12k as the compensation resistance gave better load transient results and stability response than using 8k. The equations serve as a good starting point for calculating compensation values.

9.2.3.2.4 Output Diode for the BOOST Converter


The BOOST converter requires an external output diode between the PH5 pin and VBOOST pin (see BOOST Converter Schematic, component D2). The selected diode must have a reverse voltage rating equal to or greater than the V_{BOOST} output voltage. The peak current rating of the diode must be greater than the maximum inductor current. The diode must also have a low forward voltage in order to reduce the power losses. Therefore, Schottky diodes are typically a good choice for the catch diode.

Also, select a diode with an appropriate power rating, because the diode conducts the output current during the off-time of the internal power switch.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

9.2.3.3 BOOST Converter Application Curves



9.2.4 Linear Regulator




Figure 9-13. Linear Regulator Schematic

9.2.4.1 Design Requirements

For this design example, use the parameters listed in Table 9-5.

Table 9-5. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	3.3 V
Output voltage (V _{LDO_OUT})	2.5 V
Maximum output current (I _{OUT})	350 mA

9.2.4.2 Detailed Design Procedure

9.2.4.2.1 Adjusting the Output Voltage for the Linear Regulator

A resistor divider from the output node to the VSENSE4 pin sets the output voltage. TI recommends using 1% tolerance or better divider resistors. In order to get the minimum required load current of 1 mA for the linear regulator, start with a value of 820 Ω for the R_x resistor and use Equation 16 to calculate R_y (see Figure 9-13).



$$R_{y} = \frac{R_{x} \times (V_{LDO_{OUT}} - 0.8 \text{ V})}{0.8 \text{ V}}$$
(16)

Therefore, for the value of $V_{LDO\ OUT}$ to equal to 2.5 V, the value of R_{ν} must be 1.74 k Ω .

9.2.4.2.2 Output Capacitance for the Linear Regulator

The linear regulator requires and external output capacitance with a value between 6 μF and 50 μF.

9.2.4.3 Linear Regulator Application Curve




Figure 9-14. LDO Noise Density

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



10 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 4 V and 40 V (see Figure 10-1 for reference). This input supply must be well regulated. In case the supply voltage in the application is likely to exceed 40 V, the external PMOS protection device as explained in *Section 8.4.19* must be applied between VIN and VINPROT pins. Furthermore, if the supply voltage in the application is likely to reach negative voltage (for example, reverse battery), a forward diode must be placed between the VSSENSE and VIN pins. A ceramic bypass capacitor with a value of 100 μ F (typical) is recommended to be placed close to the VINPROT pin. For the VIN pin, a small ceramic capacitor of typical 1 μ F is recommended. Also place 1- μ F (typical) bypass capacitors to the DVDD and VREF pins, and 100-nF (typical) bypass capacitors to VIO pin. Furthermore, the VREG pin requires a bypass capacitor of 2.2 μ F (typical).

The BUCK1 output voltage is the recommended input supply for the BUCK2, BUCK3, and BOOST regulators. Place local, $10-\mu F$ (typical) bypass capacitors at the VSUP2 and VSUP3 pins and at the supply input of the BOOST in front of the BOOST-inductor. Also place a local, $1-\mu F$ (typical) bypass capacitor at the VSUP4 pin.

The EXTSUP pin can be used to improve efficiency. For the EXTSUP pin to improve efficiency, a voltage of more than 4.8 V is required in order to have VREG regulator supplied from EXTSUP pin. If the EXSUP pin is not used, the VINPROT pin supplies the VREG regulator. The EXTSUP pin requires a 100-nF (typical) bypass capacitor.






Figure 10-1. Typical Application Schematic



11 Layout

11.1 Layout Guidelines

11.1.1 Buck Controller

- Connect a local decoupling capacitor between the drain of Q3 and the source of Q2. The length of this trace loop should be short.
- The Kelvin-current sensing for the shunt resistor should have traces with minimum spacing, routed in parallel with each other. Place any filtering capacitor for noise near the S1-S2 pins.
- The resistor divider for sensing the output voltage connects between the positive pin of the output capacitor and the GND pin (IC signal ground). Do not locate these components and their traces near any switching nodes or high-current traces. The resistor divider for monitoring the output voltage is to be placed as close as possible to the sensing resistor divider, and should be connected to same traces.
- Connect the boot-strap capacitance between the PH1 and BOOT1 pins, and keep the length of these trace loops as short as possible.
- Connect the compensation network between the COMP1 pin and GND pin (IC signal ground).
- Connect a local decoupling capacitor between the VREG and PGDN1 pin, and between the EXTSUP and PGND1 pin. The length of this trace loop should be short.

11.1.2 Buck Converter

- Connect a local decoupling capacitor between VSUP2 and PGND2 respectively VSUP3 and PGND3 pins.
 The length of this trace loop should be short.
- The resistor divider for sensing the output voltage connects between the positive pin of the output capacitor
 and the GND pin (IC signal ground). Do not locate these components and their traces near any switching
 nodes or high-current traces. The resistor divider for monitoring the output voltage is to be placed as close as
 possible to the sensing resistor divider, and should be connected to same traces.
- Connect the boot-strap capacitance between the PH2 and BOOT2 respectively PH3 and BOOT3 pins, and keep the length of this trace loop as short as possible.
- If COMP2 and/or COMP3 are chosen to be connected to ground, use the signal ground trace connected to GND pin for this.

11.1.3 Boost Converter

- The path formed from the input capacitor to the inductor and the PH5 pin should have short trace length. The same applies for the trace from the inductor to Schottky diode D2 to the output capacitor and the VBOOST pin. Connect the negative pin of the input capacitor and the PGND5 pin together with short trace lengths.
- The resistor divider for sensing the output voltage connects between the positive pin of the output capacitor and the GND pin (IC signal ground). Do not locate these components and their traces near any switching nodes or high-current traces.
- Connect the compensation network between the COMP5 pin and GND pin (IC signal ground).

11.1.4 Linear Regulator

- Connect a local decoupling capacitor between VSUP4 and GND (IC signal ground) pins. The length of this
 trace loop should be short.
- The resistor divider for sensing the output voltage connects between the positive pin of the output capacitor
 and the GND pin (IC signal ground). Do not locate these components and their traces near any switching
 nodes or high-current traces.

11.1.5 Other Considerations

- Short PGNDx and GND to the thermal pad.
- Use a star ground configuration if connecting to a non-ground plane system. Use tie-ins for the
 compensation-network ground, voltage-sense feedback ground, and local biasing bypass capacitor ground
 networks to this star ground.

Copyright © 2021 Texas Instruments Incorporated



11.2 Layout Example





Figure 11-1. TPS65310-Q1 Layout Example



Note

(1) There's very high dl/dt in path where the switching current flows. Any inductance in this path results in ringing on switched node. It's very important to minimize these loop areas.

Figure 11-2. EVM Top Layer






Figure 11-3. EVM Bottom Layer



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

TPS65310A-Q1 Efficiency SLVA610

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

www.ti.com 23-Nov-2021

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS65310AQRVJRQ1	ACTIVE	VQFN	RVJ	56	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS65310A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65310AQRVJRQ1	VQFN	RVJ	56	2000	330.0	16.4	8.3	8.3	2.25	12.0	16.0	Q2

PACKAGE MATERIALS INFORMATION


www.ti.com 5-Dec-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS65310AQRVJRQ1	VQFN	RVJ	56	2000	350.0	350.0	43.0

PLASTIC QUAD FLATPACK- NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated