

SNAS191E - APRIL 2003 - REVISED MAY 2013

LM4906 Boomer® Audio Power Amplifier Series 1W, Bypass-Capacitor-less Audio Amplifier with Internal Selectable Gain

Check for Samples: LM4906, LM4906LDBD, LM4906MMBD

FEATURES

- Selectable Gain of 6dB (2V/V) or 12dB (4V/V)
- No Output or PSRR Bypass Capacitors Required
- Improved "Click and Pop" Suppression Circuitry
- Very Fast Turn on Time: 5ms (Typ)
- **Minimum External Components**
- 2.6 5.5V Operation
- **BTL Output Can Drive Capacitive Loads**
- Ultra Low Current Shutdown Mode (SD Low)

APPLICATIONS

- **Portable Computers**
- **Desktop Computers**
- Multimedia Monitors

KEY SPECIFICATIONS

- Improved PSRR at 217Hz for +3V: 71 dB
- Power Output at +5V, THD+N = 1%, 8 Ω : 1.0 W (Typ)
- Power Output at +3V, THD+N = 1%, 8 Ω : 390 • mW (Typ)
- Total Shutdown Power Supply Current: 0.1µA (Typ)

DESCRIPTION

The LM4906 is an audio power amplifier primarily designed for demanding applications in mobile phones and other portable communication device applications. It is capable of delivering 1W of continuous average power to an 80 BTL load with less than 1% distortion (THD+N) from a +5V power supply.

The LM4906 is the first Texas Instruments Boomer Power Amplifier that does not require an external PSRR bypass capacitor. The LM4906 also has an internal selectable gain of either 6dB or 12dB. In addition, no output coupling capacitors or bootstrap capacitors are required which makes the LM4906 ideally suited for cell phone and other low voltage portable applications.

The LM4906 contains advanced pop and click circuitry that eliminates noise, which would otherwise occur during turn-on and turn-off transitions.

Boomer audio power amplifiers were designed specifically to provide high quality output power with a minimal amount of external components. The LM4906 features a low -power consumption shutdown mode (the part is enabled by pulling the SD pin high). Additionally, the LM4906 features an internal thermal shutdown protection mechanism.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.




SNAS191E - APRIL 2003-REVISED MAY 2013

Typical Application





Connection Diagram






Figure 3. WSON Package (Top View) See Package Number NGZ

Figure 2. VSSOP Package (Top View) See Package Number DGK

LM4906GR Pin Designation

Pin (Bump) Number	Pin Function
A1	Shutdown
A2	No Connect
A3	V _O 2
A4	No Connect
B1	GND
B2	No Connect
B3	GND
B4	GND
C1	Gain Select
C2	IN
C3	No Connect

2

TEXAS INSTRUMENTS

www.ti.com

SNAS191E - APRIL 2003 - REVISED MAY 2013

LM4906GR Pin Designation (continued)

C4	V _{DD}
D1	No Connect
D2	No Connect
D3	V _O 1
D4	V _{DD}

Absolute Maximum Ratings⁽¹⁾⁽²⁾

Supply Voltage ⁽³⁾	6.0V	
Storage Temperature	-65°C to +150°C	
Input Voltage	-0.3V to V _{DD} +0.3V	
Power Dissipation ⁽⁴⁾⁽⁵⁾	Internally Limited	
ESD Susceptibility ⁽⁶⁾	2000V	
ESD Susceptibility ⁽⁷⁾	200V	
Junction Temperature	150°C	
	θ _{JC} (VSSOP)	56°C/W
The second Desister as	θ _{JA} (VSSOP)	190°C/W
Thermal Resistance	θ _{JC} (WSON)	12°C/W
	θ _{JA} (WSON)	63°C/W

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given; however, the typical value is a good indication of device performance.

- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) If the product is in Shutdown mode and V_{DD} exceeds 6V (to a max of 8V V_{DD}), then most of the excess current will flow through the ESD protection circuits. If the source impedance limits the current to a max of 10mA, then the device will be protected. If the device is enabled when V_{DD} is greater than 5.5V and less than 6.5V, no damage will occur, although operation life will be reduced. Operation above 6.5V with no current limit will result in permanent damage.
- (4) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX}, θ_{JA}, and the ambient temperature T_A. The maximum allowable power dissipation is P_{DMAX} = (T_{JMAX}-T_A)/θ_{JA} or the number given in Absolute Maximum Ratings, whichever is lower. For the LM4906, see Figure 10 for additional information.
- (5) Maximum power dissipation in the device (P_{DMAX}) occurs at an output power level significantly below full output power. P_{DMAX} can be calculated using Equation 1 shown in the Application Information section. It may also be obtained from the power dissipation graphs.
- (6) Human body model, 100pF discharged through a $1.5k\Omega$ resistor.
- (7) Machine Model, 220pF–240pF discharged through all pins.

Operating Ratings

Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$	-40°C ≤ T _A ≤ 85°C
Supply Voltage		$2.6 \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{V}$



SNAS191E - APRIL 2003 - REVISED MAY 2013

Electrical Characteristics $V_{DD} = 5V^{(1)(2)}$

The following specifications apply for the circuit shown in Figure 1, unless otherwise specified. Limits apply for $T_A = 25^{\circ}C$.

0	Bananatan	0	LM4	LM4906		
Symbol	Parameter	Conditions	Typical ⁽³⁾	Limit ⁽⁴⁾⁽⁵⁾	(Limits)	
	Quisseent Dower Supply Current	$V_{IN} = 0V, I_o = 0A, No Load$	3.5	7	mA (max)	
IDD	Quiescent Power Supply Current	$V_{IN} = 0V, I_o = 0A, 8\Omega$ Load	4	8	mA (max)	
I _{SD} Shutdown Current		V _{SD} = GND	0.1	2	μA (max)	
V _{OS}	Output Offset Voltage		7	35	mV (max)	
Po	Output Power	THD+N = 1% (max); f = 1 kHz $R_L = 8\Omega$	1.0	0.9	W (min)	
T _{WU}	Wake-up time		5		ms	
THD+N	Total Harmonic Distortion+Noise	$P_o = 0.4$ Wrms; f = 1kHz	0.2		%	
PSRR	Power Supply Rejection Ratio	$V_{ripple} = 200mV$ sine p-p Input terminated with 10Ω Gain at 6dB	67 (f = 217Hz) 70 (f = 1kHz)		dB	
V _{SDIH}	Shutdown Voltage Input High	SD Pin High = Part On	1.5		V (min)	
V _{SDIL}	Shutdown Voltage Input Low	SD Pin Low = Part Off	1.3		V (max)	

(1) All voltages are measured with respect to the ground pin, unless otherwise specified.

(2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given; however, the typical value is a good indication of device performance.

(3) Typicals are measured at 25°C and represent the parametric norm.

(4) Datasheet min/max specification limits are specified by design, test, or statistical analysis.

(5) Limits are specified to AOQL (Average Outgoing Quality Level).

4



SNAS191E - APRIL 2003 - REVISED MAY 2013

www.ti.com

Electrical Characteristics $V_{DD} = 3V^{(1)(2)}$

The following specifications apply for the circuit shown in Figure 1, unless otherwise specified. Limits apply for $T_A = 25^{\circ}C$.

.			LM4	LM4906		
Symbol	Parameter	Conditions	Typical ⁽³⁾	Limit ⁽⁴⁾⁽⁵⁾	(Limits)	
	Quiescent Power Supply Current	$V_{IN} = 0V, I_o = 0A, No Load$	2.6	6	mA (max)	
I _{DD}	Quescent Power Supply Current	$V_{IN} = 0V$, $I_o = 0A$, 8Ω Load	3	7	mA (max)	
I _{SD} Shutdown Current V _{OS} Output Offset Voltage		V _{SD} = GND	0.1	2	μA (max)	
			7	35	mV (max)	
Po	Output Power	THD+N = 1% (max); f = 1 kHz $R_L = 8\Omega$	390		mW	
T _{WU}	Wake-up time		4		ms	
THD+N	Total Harmonic Distortion+Noise	$P_o = 0.15$ Wrms; f = 1kHz	0.1		%	
PSRR	Power Supply Rejection Ratio	$V_{ripple} = 200 mV$ sine p-p Input terminated with 10Ω Gain at 6dB	71 (f = 217Hz) 73 (f = 1kHz)		dB	
V _{SDIH}	Shutdown Voltage Input High	SD Pin High = Part On	1.1		V (min)	
V _{SDIL}	Shutdown Voltage Input Low	SD Pin Low = Part Off	0.9		V (max)	

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given; however, the typical value is a good indication of device performance.

(2) All voltages are measured with respect to the ground pin, unless otherwise specified.

(3) Typicals are measured at 25°C and represent the parametric norm.

(4) Limits are specified to AOQL (Average Outgoing Quality Level).

(5) Datasheet min/max specification limits are specified by design, test, or statistical analysis.

External Components Description


Components		Functional Description
1.	C ₂	Input coupling capacitor which blocks the DC voltage at the amplifiers input terminals. Also creates a highpass filter with R_i at $f_c = 1 / (2\pi R_i C_i)$. Refer to the section, AUDIO POWER AMPLIFIER DESIGN, for an explanation of how to determine the value of C_i .
2.	C ₁	Supply bypass capacitor which provides power supply filtering. Refer to the Power Supply Bypassing section for information concerning proper placement and selection of the supply bypass capacitor.



1

20k

SNAS191E - APRIL 2003 - REVISED MAY 2013



www.ti.com


6



SNAS191E - APRIL 2003 - REVISED MAY 2013

200


1.0 1.2




4.0



SNAS191E - APRIL 2003 - REVISED MAY 2013







Output Power vs Supply Voltage, $R_L = 16\Omega$







Figure 20.



Output Power vs Supply Voltage, $R_L = 32\Omega$



Frequency Response vs Input Capacitor Size




8

Copyright © 2003–2013, Texas Instruments Incorporated



LM4906, LM4906LDBD, LM4906MMBD

SNAS191E - APRIL 2003 - REVISED MAY 2013



SNAS191E - APRIL 2003 - REVISED MAY 2013



APPLICATION INFORMATION

BRIDGE CONFIGURATION EXPLANATION

As shown in Figure 26, the LM4906 has two internal operational amplifiers. The first amplifier's gain is either 6dB or 12dB depending on the gain select input (Low = 6dB, High = 12dB). The second amplifier's gain is fixed by the two internal 20k Ω resistors. Figure 26 shows that the output of amplifier one serves as the input to amplifier two which results in both amplifiers producing signals identical in magnitude, but out of phase by 180°. Consequently, the differential gain for the IC is

 $A_{VD} = 2 * (20k / 20k) \text{ or } 2 * (40k / 20k)$

(1)

(2)

By driving the load differentially through outputs Vo1 and Vo2, an amplifier configuration commonly referred to as "bridged mode" is established. Bridged mode operation is different from the classical single-ended amplifier configuration where one side of the load is connected to ground.

A bridge amplifier design has a few distinct advantages over the single-ended configuration, as it provides differential drive to the load, thus doubling output swing for a specified supply voltage. Four times the output power is possible as compared to a single-ended amplifier under the same conditions. This increase in attainable output power assumes that the amplifier is not current limited or clipped. In order to choose an amplifier's closed-loop gain without causing excessive clipping, please refer to the Audio Power Amplifier Design section.

A bridge configuration, such as the one used in LM4906, also creates a second advantage over single-ended amplifiers. Since the differential outputs, Vo1 and Vo2, are biased at half-supply, no net DC voltage exists across the load. This eliminates the need for an output coupling capacitor which is required in a single supply, single-ended amplifier configuration. Without an output coupling capacitor, the half-supply bias across the load would result in both increased internal IC power dissipation and also possible loudspeaker damage.

POWER DISSIPATION

Power dissipation is a major concern when designing a successful amplifier, whether the amplifier is bridged or single-ended. A direct consequence of the increased power delivered to the load by a bridge amplifier is an increase in internal power dissipation. Since the LM4906 has two operational amplifiers in one package, the maximum internal power dissipation is 4 times that of a single-ended amplifier. The maximum power dissipation for a given application can be derived from the power dissipation graphs or from Equation 2.

$$P_{DMAX} = 4 * (V_{DD})^2 / (2\pi^2 R_1)$$

It is critical that the maximum junction temperature T_{JMAX} of 150°C is not exceeded. T_{JMAX} can be determined from the power derating curves by using P_{DMAX} and the PC board foil area. By adding copper foil, the thermal resistance of the application can be reduced from the free air value of θ_{JA} , resulting in higher P_{DMAX} values without thermal shutdown protection circuitry being activated. Additional copper foil can be added to any of the leads connected to the LM4906. It is especially effective when connected to V_{DD} , GND, and the output pins. Refer to the Application Information on the LM4906 reference design board for an example of good heat sinking. If T_{JMAX} still exceeds 150°C, then additional changes must be made. These changes can include reduced supply voltage, higher load impedance, or reduced ambient temperature. Internal power dissipation is a function of output power. Refer to the Typical Performance Characteristics curves for power dissipation information for different output powers and output loading.

POWER SUPPLY BYPASSING

As with any amplifier, proper supply bypassing is critical for low noise performance and high power supply rejection. The capacitor location on the power supply pin should be as close to the device as possible. Typical applications employ a 5V regulator with 10µF tantalum or electrolytic capacitor and a ceramic bypass capacitor which aid in supply stability. This does not eliminate the need for bypassing the supply nodes of the LM4906.



www.ti.com



TURNING ON THE LM4906

The power supply must first be applied before the application of an input signal to the device and the ramp time to V_{DD} must be less than 4ms, otherwise the wake-up time of the device will be affected. After applying V_{DD} , the LM4906 will turn-on after an initial minimum threshold input signal of $7mV_{RMS}$, resulting in a generated output differential signal. An input signal of less than $7mV_{RMS}$ will result in a negligible output voltage. Once the device is turned on, the input signal can go below the $7mV_{RMS}$ without shutting the device off. If, however, SHUTDOWN or V_{DD} is cycled, the minimum threshold requirement for the input signal must first be met again, with V_{DD} ramping first.

SHUTDOWN FUNCTION

In order to reduce power consumption while not in use, the LM4906 contains shutdown circuitry that is used to turn off the amplifier's bias circuitry. The device is placed into shutdown mode by toggling the Shutdown pin Low/ground. The trigger point for shutdown low is shown as a typical value in the Supply Current vs Shutdown Voltage graphs in the Typical Performance Characteristics section. It is best to switch between ground and supply for maximum performance. While the device may be disabled with shutdown voltages in between ground and supply, the idle current may be greater than the typical value of 0.1µA. In either case, the shutdown pin should be tied to a definite voltage to avoid unwanted state changes.

In many applications, a microcontroller or microprocessor output is used to control the shutdown circuitry, which provides a quick, smooth transition to shutdown. Another solution is to use a single-throw switch in conjunction with an external pull-up resistor (or pull-down, depending on shutdown high or low application). This scheme ensures that the shutdown pin will not float, thus preventing unwanted state changes.

SELECTION OF INPUT CAPACITOR SIZE

Large input capacitors are both expensive and space hungry for portable designs. Clearly, a certain sized capacitor is needed to couple in low frequencies without severe attenuation. But in many cases the speakers used in portable systems, whether internal or external, have little ability to reproduce signals below 100Hz to 150Hz. Thus, using a large input capacitor may not increase actual system performance.

In addition to system cost and size, click and pop performance is effected by the size of the input coupling capacitor, C_i . A larger input coupling capacitor requires more charge to reach its quiescent DC voltage (nominally 1/2 V_{DD}). This charge comes from the output via the feedback and is apt to create pops upon device enable. Thus, by minimizing the capacitor size based on necessary low frequency response, turn-on pops can be minimized.

AUDIO POWER AMPLIFIER DESIGN

A 1W/8Ω Audio Amplifier

	Power Output	1 Wrms
	Load Impedance	8Ω
Given:	Input Level	1 Vrms
	Input Impedance	20 kΩ
	Bandwidth	100 Hz–20 kHz ± 0.25 dB

A designer must first determine the minimum supply rail to obtain the specified output power. By extrapolating from the Output Power vs Supply Voltage graphs in the Typical Performance Characteristics section, the supply rail can be easily found.

Extra supply voltage creates headroom that allows the LM4906 to reproduce peaks in excess of 1W without producing audible distortion. At this time, the designer must make sure that the power supply choice along with the output impedance does not violate the conditions explained in the Power Dissipation section.

The gain of the LM4906 is internally set at either 6dB or 12dB.

Copyright © 2003–2013, Texas Instruments Incorporated



SNAS191E - APRIL 2003 - REVISED MAY 2013

The final design step is to address the bandwidth requirements which must be stated as a pair of -3dB frequency points. Five times away from a -3dB point is 0.17dB down from passband response which is better than the required ±0.25dB specified.

 $f_L = 100Hz / 5 = 20Hz$

 $f_{H} = 20kHz * 5 = 100kHz$

As stated in the External Components Description section, R_{in} (20k) in conjunction with C_2 create a highpass filter.

 $C_2 \ge 1 / (2\pi^* 20k\Omega^* 20Hz) = 0.397\mu$ F; use 0.39µF




Figure 26. REFERENCE DESIGN BOARD SCHEMATIC



SNAS191E - APRIL 2003 - REVISED MAY 2013

LM4906 VSSOP DEMO BOARD ARTWORK




Figure 28. Bottom Layer

TEXAS INSTRUMENTS

www.ti.com

SNAS191E - APRIL 2003 - REVISED MAY 2013

LM4906 LD DEMO BOARD ARTWORK




Figure 29. Top Layer




Figure 30. Bottom Layer



SNAS191E - APRIL 2003 - REVISED MAY 2013

Table 1. Mono LM4906 Reference Design BoardsBill of Material

Part Description	Quantity	Reference Designator
LM4906 Audio Amplifier	1	U1
Tantalum Capcitor, 1µF	1	C1
Ceramic Capacitor, 0.39µF	1	C2
Jumper Header Vertical Mount 2X1 0.100" spacing	5	J1, J2, Input, Output, V _{DD}

PCB LAYOUT GUIDELINES

This section provides practical guidelines for mixed signal PCB layout that involves various digital/analog power and ground traces. Designers should note that these are only "rule-of-thumb" recommendations and the actual results will depend heavily on the final layout.

GENERAL MIXED SIGNAL LAYOUT RECOMMENDATION

Power and Ground Circuits

For 2 layer mixed signal design, it is important to isolate the digital power and ground trace paths from the analog power and ground trace paths. Star trace routing techniques (bringing individual traces back to a central point rather than daisy chaining traces together in a serial manner) can have a major impact on low level signal performance. Star trace routing refers to using individual traces to feed power and ground to each circuit or even device. This technique will require a greater amount of design time but will not increase the final price of the board. The only extra parts required will be some jumpers.

Single-Point Power / Ground Connections

The analog power traces should be connected to the digital traces through a single point (link). A "Pi-filter" can be helpful in minimizing High Frequency noise coupling between the analog and digital sections. It is further recommended to put digital and analog power traces over the corresponding digital and analog ground traces to minimize noise coupling.

Placement of Digital and Analog Components

All digital components and high-speed digital signal traces should be located as far away as possible from analog components and circuit traces.

Avoiding Typical Design / Layout Problems

Avoid ground loops or running digital and analog traces parallel to each other (side-by-side) on the same PCB layer. When traces must cross over each other do it at 90 degrees. Running digital and analog traces at 90 degrees to each other from the top to the bottom side as much as possible will minimize capacitive noise coupling and cross talk.

LM4906, LM4906LDBD, LM4906MMBD

SNAS191E - APRIL 2003 - REVISED MAY 2013

REVISION HISTORY

Cł	Changes from Revision D (May 2013) to Revision E Pa							
•	Changed layout of National Data Sheet to TI format	15						

www.ti.com



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LM4906MM/NOPB	ACTIVE	VSSOP	DGK	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	GA8	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal	*All	dimensions	are	nominal
-----------------------------	------	------------	-----	---------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM4906MM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

29-Oct-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM4906MM/NOPB	VSSOP	DGK	8	1000	208.0	191.0	35.0

DGK0008A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



DGK0008A

EXAMPLE BOARD LAYOUT

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown

on this view. It is recommended that vias under paste be filled, plugged or tented.

9. Size of metal pad may vary due to creepage requirement.



DGK0008A

EXAMPLE STENCIL DESIGN

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated