







LP2992

SNVS171K - NOVEMBER 2001 - REVISED DECEMBER 2023

LP2992 Micropower 250-mA Low-Noise Ultra-Low-Dropout Regulator in SOT-23 and WSON Packages Designed for Use With Very Low-ESR Output Capacitors

1 Features

TEXAS

- V_{IN} range (new chip): 2.5 V to 16 V
- V_{OUT} range (new chip):
 1.2 V to 5.0 V (fixed, 100-mV steps)

INSTRUMENTS

- V_{OUT} accuracy:
 - ±1% for A-grade legacy chip
 - ±1.5% for standard-grade legacy chip
 - ±0.5% for new chip only
- ±1% output accuracy over load, and temperature for new chip
- Output current: Up to 250 mA
- Low I_Q (new chip): 69 μ A at I_{LOAD} = 0 mA
- Low I_Q (new chip): 875 µA at I_{LOAD} = 250 mA
- Shutdown current:
 - 0.01 μ A (typ) for legacy chip
 - 1.12 μ A (typ) for new chip
- Low noise: 30 μV_{RMS} with 10-nF bypass capacitor
- Output current limiting and thermal protection
- Stable with 2.2-µF ceramic capacitors
- High PSRR: 70 dB at 1 kHz, 40 dB at 1 MHz
- Operating junction temperature: -40°C to 125°C
- Package: 5-pin SOT-23 (DBV)

2 Applications

- Washer and dryer
- Land mobile radio
- Active antenna system mMIMO
- Cordless power tool
- Motor drives and control boards

3 Description

The LP2992 is a fixed-output, wide-input, low-noise, low-dropout voltage regulator supporting an input voltage range from 2.5 V to 16 V and up to 250 mA of load current. The LP2992 supports an output range of 1.2 V to 5.0 V (for new chip).

Additionally, the LP2992 (new chip) has a 1% output accuracy across load, and temperature that can meet the needs of low-voltage microcontrollers (MCUs) and processors.

Low output noise of 30 μ V_{RMS} (with 10-nF bypass capacitors) and wide bandwidth PSRR performance of greater than 70 dB at 1 kHz and 40 dB at 1 MHz help attenuate the switching frequency of an upstream DC/DC converter and minimize post regulator filtering.

The internal soft-start time and current limit protection reduce inrush current during start up, thus minimizing input capacitance. Standard protection features, such as overcurrent and overtemperature protection, are included.

The LP2992 is available in a 5-pin 2.9-mm × 2.8-mm SOT-23 (DBV) package.

Package Information


PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	
LP2992	DBV (SOT-23, 5)	2.9 mm × 2.8 mm	
	WSON (6) 3.29		

(1) For more information, see Section 12.

IN

(2) The package size (length × width) is a nominal value and includes pins, where applicable.

VOUT



 $\begin{array}{c|c|c|c|c|c|}
 & LP2992 \\
 & ON/ \\
 & OFF \\
 & BYPASS \\
 & GND \\
 & GN$

OUT

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

VIN

 \cap



Table of Contents

1 Features	1
2 Applications	1
3 Description	
4 Pin Configuration and Functions	
5 Specifications	4
5.1 Absolute Maximum Ratings	4
5.2 ESD Ratings	
5.3 Recommended Operating Conditions	
5.4 Electrical Characteristics	5
5.5 Thermal Information	<mark>8</mark>
5.6 Typical Characteristics	9
6 Detailed Description	19
6.1 Overview	
6.2 Functional Block Diagram	19
6.3 Feature Description	19
6.4 Device Functional Modes	
7 Application and Implementation	23

7.1 Application Information	23
7.2 Typical Application	
8 Power Supply Recommendations	
9 Layout	
9.1 Layout Guidelines	
9.2 Layout Examples	
10 Device and Documentation Support	
10.1 Device Nomenclature	
10.2 Documentation Support	. 29
10.3 Receiving Notification of Documentation Updates.	.29
10.4 Support Resources	. 29
10.5 Trademarks	
10.6 Electrostatic Discharge Caution	
10.7 Glossary	
11 Revision History	30
12 Mechanical, Packaging, and Orderable	
Information	. 30



4 Pin Configuration and Functions




Figure 4-1. DBV Package, 5-Pin SOT-23 (Top View)

Table 4-1. Pin Functions

PIN		TYPE	DESCRIPTION			
NAME	NO.		DESCRIPTION			
BYPASS	4	I/O	BYPASS pin to achieve low noise performance. Connecting an external capacitor between BYPASS pin and ground reduces reference voltage noise. See the Section 5.3 section for more information.			
GND	2	_	Ground			
ON/OFF	3	I	Enable pin for the LDO. Driving the ON/ $\overline{\text{OFF}}$ pin high enables the device. Driving this pin low disables the device. High and low thresholds are listed in the Section 5.4 table. Tie this pin to V_{IN} if unused.			
V _{IN}	1	I	Input supply pin. Use a capacitor with a value of 1 μ F or larger from this pin to ground. See Section 7.1.2 for more information.			
V _{OUT}	5	0	Output of the regulator. Use a capacitor with a value of 2.2 μ F or larger from this pin to ground ⁽¹⁾ . See the Section 7.1.2 section for more information.			

 The nominal output capacitance must be greater than 1 μF. Throughout this document, the nominal derating on these capacitors is 50%. Make sure that the effective capacitance at the pin is greater than 1 μF.

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)^{(1) (2)}

		MIN	MAX	UNIT
\/	Continuous input voltage range (for legacy chip)	-0.3	16	
V _{IN}	Continuous input voltage range(for new chip)	-0.3	18	
	Output voltage range (for legacy chip)	-0.3	9	
V _{OUT}	Output voltage range(for new chip)	-0.3	V _{IN} + 0.3 or 9 (whichever is smaller)	V
VBYPASS	BYPASS pin voltage range (for new chip)	-0.3	3	
V	ON/OFF pin voltage range (for legacy chip)	-0.3	16	
V _{ON/OFF}	ON/OFF pin voltage range (for new chip)	-0.3	18	
Current	Maximum output	Internally	limited	А
Tomporatura	Operating junction, T _J	-55	150	°C
Temperature		-65	150	U

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) All voltages with respect to GND.

5.2 ESD Ratings

			VALUE (Legacy Chip)	VALUE (New Chip)	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	±3000	V
V _(ESD) Electrostatic discharge		Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	±1000	v

(1) JEDEC document JEP155 states that 2-kV HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 500-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V	Supply input voltage (for legacy chip)	2.2		16	
V _{IN}	Supply input voltage (for new chip)	2.5		16	
	Output voltage (for legacy chip)	1.2		10.0	
V _{OUT}	Output voltage (for new chip)	1.2		5.0	V
VBYPASS	Bypass voltage		1.2		
V	Enable voltage (for legacy chip)	0		V _{IN}	
V _{ON/OFF}	Enable voltage (for new chip)	0		16	
I _{OUT}	Output current	0		250	mA
C _{IN} ⁽¹⁾	Input capacitor		1		μF
0	Output capacitor (for legacy chip)	2.2	4.7		
C _{OUT}	Output capacitance (for new chip) ⁽¹⁾	1	2.2	200	μF
TJ	Operating junction temperature	-40		125	°C

All capacitor values are assumed to derate to 50% of the nominal capacitor value. Maintain an effective output capacitance of 1 µF minimum for stability.



5.4 Electrical Characteristics

specified at $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(nom)} + 1.0$ V or VIN = 2.5 V (whichever is greater), $I_{OUT} = 1$ mA, $V_{ON/OFF} = 2$ V, $C_{IN} = 1.0$ μ F, and $C_{OUT} = 2.2$ μ F (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP N	IAX	UNIT
			Legacy chip (standard grade)	-1.5		1.5	
		$I_L = 1 \text{ mA}$	Legacy chip (A grade)	-1.0		1.0	
			New chip	-0.5		0.5	
			Legacy chip (standard grade)	-2.5		2.5	
		1 mA ≤ I _L ≤ 50 mA	Legacy chip (A grade)	-1.5		1.5	
			New chip	-0.5		0.5	
			Legacy chip (standard grade)	-3.5		3.5	%
ΔV _{OUT}	Output voltage tolerance	1 mA ≤ I _L ≤ 50 mA, –40°C ≤ T _J ≤ 125°C	Legacy chip (A grade)	-2.5		2.5	
			New chip	-1		1	
		1 mA ≤ I _L ≤ 250 mA	Legacy chip (standard grade)	-4		4	
			Legacy chip (A grade)	-3.5		3.5	_
			New chip	-0.5		0.5	
		1 mA ≤ I _L ≤ 250 mA, –40°C ≤ T _J ≤ 125°C	Legacy chip (standard grade)	-5		5	
			Legacy chip (A grade)	-4.5		4.5	
			New chip	-1		1	
		V _{O(NOM)} + 1 V ≤ V _{IN} ≤ 16 V	Legacy chip		0.007 0.	014	
ΔV _{OUT(ΔVIN)}	Line regulation		New chip		0.002 0.	014	%/V
⊷ • OUT(ΔVIN)		$V_{O(NOM)}$ + 1 V ≤ V_{IN} ≤ 16 V, –40°C ≤ T _J ≤ 125°C	Legacy chip		0.007 0.	032	707 V
			New chip		0.002 0.	032	
	Minimum input voltage regu	ired to maintain output regulation	Legacy chip		2.05		
			New chip		2.05		
V _{IN(MIN)}	Minimum input voltage required to maintain output regulation	–40°C ≤ T _J ≤ 125°C	Legacy chip New chip			2.2 2.35	V



5.4 Electrical Characteristics (continued)

specified at $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(nom)} + 1.0$ V or VIN = 2.5 V (whichever is greater), $I_{OUT} = 1$ mA, $V_{ON/OFF} = 2$ V, $C_{IN} = 1.0$ μ F, and $C_{OUT} = 2.2$ μ F (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
		L = 0 m 0	Legacy chip		65	95	
		I _{OUT} = 0 mA	New chip		69	95	
		I _{OUT} = 0 mA, -40°C ≤ T, ≤ 125°C	Legacy chip			125	
		$100T - 0 10A, -40 C \le 13 \le 125 C$	New chip			123	
		I = 1 mA	Legacy chip		75	110	
		I _{OUT} = 1 mA	New chip		78	110	
		I _{OUT} = 1 mA, -40°C ≤ T ₁ ≤ 125°C	Legacy chip			170	
		$I_{OUT} = 1 \text{ IIIA}, -40 \text{ C} \le 1_{\text{J}} \le 125 \text{ C}$	New chip			140	
		L = 50 mA	Legacy chip		350	600	
	GND pin current	I _{OUT} = 50 mA	New chip		380	440	
		$I_{OUT} = 50 \text{ mA}, -40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$	Legacy chip			1000	
			New chip			650	
GND		I _{OUT} = 150 mA	Legacy chip		850	1500	μA
			New chip		765	890	
		I _{OUT} = 150 mA, –40°C ≤ T _J ≤ 125°C	Legacy chip			2500	
			New chip			1060	
		L = 250 mA	Legacy Chip		1500	2300	
		I _{OUT} = 250 mA	New Chip		875	1010	
		I _{OUT} = 250 mA. –40°C ≤ T ₁ ≤ 125°C	Legacy Chip			4000	
		$100T - 230 \text{ mA}, -40 \text{ C} \le 13 \le 123 \text{ C}$	New Chip			1200	
			Legacy chip		0.01	0.8	
		V _{ON/OFF} < 0.3 V, V _{IN} = 16 V	New chip		1.25	1.75	
		V _{ON/OFF} < 0.15 V, V _{IN} = 16 V, –40°C ≤ T _J ≤ 125°C	Legacy chip		0.05	2	
		$v_{ON/OFF} < 0.15 v, v_{IN} = 16 v, -40 C \le 1_{J} \le 125 C$	New chip		1.12	2.75	

5.4 Electrical Characteristics (continued)

specified at $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(nom)} + 1.0$ V or VIN = 2.5 V (whichever is greater), $I_{OUT} = 1$ mA, $V_{ON/OFF} = 2$ V, $C_{IN} = 1.0$ μ F, and $C_{OUT} = 2.2$ μ F (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
		I _{OUT} = 0 mA	Legacy chip		0.5	2.5	
			New chip		1	2.75	
		I _{OUT} = 0 mA, –40°C ≤ T _J ≤ 125°C	Legacy chip			4	1
		100T - 0 MA, -40 C S 1J S 125 C	New chip			3	
		1 – 1 mA	Legacy chip		5	9	
		I _{OUT} = 1 mA	New chip		11.5	14	
		$1 - 1 = 1 = 0.00 < T < 105^{\circ}$	Legacy chip			12	
		$I_{OUT} = 1 \text{ mA}, -40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$	New chip			17	
		L _ = 50 mA	Legacy chip		100	125	
		$I_{OUT} = 50 \text{ mA}$	New chip		120	145	
V _{DO}	Dropout voltage ⁽¹⁾		Legacy chip			180	mV
		$I_{OUT} = 50 \text{ mA}, -40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$	New chip			184	
			Legacy chip		260	325	
		$I_{OUT} = 150 \text{ mA}$	New chip		180	198	
			Legacy chip			470	
		I _{OUT} = 150 mA, –40°C ≤ T _J ≤ 125°C	New chip			254	
		I _{OUT} = 250 mA	Legacy chip		450	575	-
			New chip		225	260	
		I _{OUT} = 250 mA, −40°C ≤ T _J ≤ 125°C	Legacy chip			850	
			New chip			340	
	ON/OFF input voltage		Legacy chip		0.55		
		Low = Output OFF	New chip		0.72		
		Low = Output OFF, V_{OUT} + 1 ≤ V_{IN} ≤ 16 V, –40°C ≤ T_J ≤ 125°C	Legacy chip			0.15	-
			New chip			0.15	
V _{ON/OFF}			Legacy chip		1.4		
		High = Output ON	New chip		0.85		
		High = Output ON, V_{OUT} + 1 ≤ V_{IN} ≤ 16 V, –40°C ≤ T_J ≤	Legacy chip	1.6			-
		125°C	New chip	1.6			
		$V_{ON/OFF} = 0 \text{ V}, V_{OUT} + 1 \le V_{IN} \le 16 \text{ V}, -40^{\circ}\text{C} \le \text{T}_{J} \le 10^{\circ}\text{C}$	Legacy chip			-2	
I _{ON/OFF}	ON/OFF input current	125°C	New chip			-0.9	μA
			Legacy chip		0.01		
I _{ON/OFF}	ON/OFF input current	V _{ON/OFF} = 0 V	New chip		0.42		μA
			Legacy chip	300	350		
IO(PK)	Peak output current	$V_{OUT} \ge V_{O(NOM)} - 5\%$ (steady state)	New chip	300	350		
			Legacy chip		400		mA
I _{O(SC)}	Short output current	$R_L = 0 \Omega$ (steady state)	New chip		375		-
			Legacy chip		45		
ΔV _O /ΔV _{IN}	Ripple rejection	$f = 1 \text{ kHz}, C_{\text{BYPASS}} = 10 \text{ nF}, C_{\text{OUT}} = 10 \mu\text{F}$	New chip		78		dB
		Bandwidth = 300 Hz to 50 kHz, C _{BYPASS} = 10 nF, C _{OUT}	Legacy chip		30		11
Vn	Output noise voltage	$= 2.2 \mu\text{F}, \text{V}_{\text{OUT}} = 3.3 \text{V}$	New chip		30		μ _{VRM} S

(1) Dropout voltage (V_{DO}) is defined as the input-to-output differential at which the output voltage drops 100 mV below the value measured with a 1 V differential. V_{DO} is measured with V_{IN} = V_{OUT(nom)} – 100 mV for fixed output devices.



5.5 Thermal Information

		Legacy Chip ⁽²⁾	New Chip ⁽²⁾	
	THERMAL METRIC ⁽¹⁾	DBV (SOT23-5)	DBV (SOT23-5)	UNIT
		5 PINS	5 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	169.7	178.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	122.6	77.9	°C/W
R _{0JB}	Junction-to-board thermal resistance	29.9	47.2	°C/W
Ψյт	Junction-to-top characterization parameter	16.7	15.9	°C/W
Ψјв	Junction-to-board characterization parameter	29.4	46.9	°C/W


(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

(2) Thermal performance results are based on the JEDEC standard of 2s2p PCB configuration. These thermal metric parameters can be further improved by 35-55% based on thermally optimized PCB layout designs. See the analysis of the *Impact of board layout on LDO thermal performance* application report.




5.6 Typical Characteristics

C_{IN} = 1 µF, C_{OUT} = 4.7 µF, V_{IN} = V_{OUT(NOM)} + 1 V, T_A = 25°C, ON/OFF pin is tied to the IN pin (unless otherwise noted)






C_{IN} = 1 µF, C_{OUT} = 4.7 µF, V_{IN} = V_{OUT(NOM)} + 1 V, T_A = 25°C, ON/OFF pin is tied to the IN pin (unless otherwise noted)






 $C_{IN} = 1 \ \mu F$, $C_{OUT} = 4.7 \ \mu F$, $V_{IN} = V_{OUT(NOM)} + 1 \ V$, $T_A = 25^{\circ}C$, ON/\overline{OFF} pin is tied to the IN pin (unless otherwise noted)






C_{IN} = 1 µF, C_{OUT} = 4.7 µF, V_{IN} = V_{OUT(NOM)} + 1 V, T_A = 25°C, ON/OFF pin is tied to the IN pin (unless otherwise noted)






 $C_{IN} = 1 \ \mu F$, $C_{OUT} = 4.7 \ \mu F$, $V_{IN} = V_{OUT(NOM)} + 1 \ V$, $T_A = 25^{\circ}C$, ON/\overline{OFF} pin is tied to the IN pin (unless otherwise noted)






C_{IN} = 1 μF, C_{OUT} = 4.7 μF, V_{IN} = V_{OUT(NOM)} + 1 V, T_A = 25°C, ON/OFF pin is tied to the IN pin (unless otherwise noted)






C_{IN} = 1 µF, C_{OUT} = 4.7 µF, V_{IN} = V_{OUT(NOM)} + 1 V, T_A = 25°C, ON/OFF pin is tied to the IN pin (unless otherwise noted)






C_{IN} = 1 μF, C_{OUT} = 4.7 μF, V_{IN} = V_{OUT(NOM)} + 1 V, T_A = 25°C, ON/OFF pin is tied to the IN pin (unless otherwise noted)






C_{IN} = 1 µF, C_{OUT} = 4.7 µF, V_{IN} = V_{OUT(NOM)} + 1 V, T_A = 25°C, ON/OFF pin is tied to the IN pin (unless otherwise noted)





C_{IN} = 1 μF, C_{OUT} = 4.7 μF, V_{IN} = V_{OUT(NOM)} + 1 V, T_A = 25°C, ON/OFF pin is tied to the IN pin (unless otherwise noted)






6 Detailed Description

6.1 Overview

The LP2991 is a fixed-output, low-noise, high PSRR, low-dropout regulator that offers exceptional, cost-effective performance for both portable and nonportable applications. The LP2991 has an output tolerance of 1% across line, load, and temperature variation (for the new chip) and is capable of delivering 250 mA of continuous load current.

This device features integrated overcurrent protection, thermal shutdown, output enable, and internal output pulldown and has a built-in soft-start mechanism for controlled inrush current. This device delivers excellent line and load transient performance. The operating ambient temperature range of the device is –40°C to 125°C.

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 Output Enable

The ON/ \overline{OFF} pin for the device is an active-high pin. The output voltage is enabled when the voltage of the ON/ \overline{OFF} pin is greater than the high-level input voltage of the ON/ \overline{OFF} pin and disabled with the ON/ \overline{OFF} pin voltage is less than the low-level input voltage of the ON/ \overline{OFF} pin. If independent control of the output voltage is not needed, connect the ON/ \overline{OFF} pin to the input of the device.

The device has an internal pulldown circuit that activates when the device is disabled by pulling the ON/OFF pin voltage lower than the low-level input voltage of the ON/OFF pin, to actively discharge the output voltage.

6.3.2 Dropout Voltage

Dropout voltage (V_{DO}) is defined as the input voltage minus the output voltage $(V_{IN} - V_{OUT})$ at the rated output current (I_{RATED}) , where the pass transistor is fully on. I_{RATED} is the maximum I_{OUT} listed in the Section 5.3 table. The pass transistor is in the ohmic or triode region of operation, and acts as a switch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than the nominal output regulation, then the output voltage falls as well.



For a CMOS regulator, the dropout voltage is determined by the drain-source on-state resistance ($R_{DS(ON)}$) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. The following equation calculates the $R_{DS(ON)}$ of the device.


$$R_{\rm DS(ON)} = \frac{V_{\rm DO}}{I_{\rm RATED}}$$
(1)

6.3.3 Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a brick-wall scheme. In a high-load current fault, the brick-wall scheme limits the output current to the current limit (I_{CL}). I_{CL} is listed in the Section 5.4 table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brick-wall current limit, the pass transistor dissipates power $[(V_{IN} - V_{OUT}) \times I_{CL}]$. If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition continues, the device cycles between current limit and thermal shutdown. For more information on current limits, see the *Know Your Limits* application note.

Figure 6-1 shows a diagram of the current limit.



6.3.4 Undervoltage Lockout (UVLO)

The device has an independent undervoltage lockout (UVLO) circuit that monitors the input voltage, allowing a controlled and consistent turn on and off of the output voltage. To prevent the device from turning off if the input drops during turn on, the UVLO has hysteresis as specified in the *Section 5.4* table.



6.3.5 Output Pulldown

The new chip has an output pulldown circuit. The output pulldown activates in the following conditions:

- When the device is disabled (V_{ON/OFF} < V_{ON/OFF(LOW)})
- If 1.0 V < V_{IN} < V_{UVLO}

Do not rely on the output pulldown circuit for discharging a large amount of output capacitance after the input supply has collapsed because reverse current can flow from the output to the input. This reverse current flow can cause damage to the device. See the *Section 7.1.6* section for more details.

6.3.6 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when the junction temperature (T_J) of the pass transistor rises to $T_{SD(shutdown)}$ (typical). Thermal shutdown hysteresis resets (turns on) the device when the temperature falls to $T_{SD(reset)}$ (typical).

The thermal time-constant of the semiconductor die is fairly short, thus the device can cycle on and off when thermal shutdown is reached until power dissipation is reduced. Power dissipation during start up can be high from large $V_{IN} - V_{OUT}$ voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before start up completes.

For reliable operation, limit the junction temperature to the maximum listed in the Section 5.3 table. Operation above this maximum temperature causes the device to exceed operational specifications. Although the internal protection circuitry of the device is designed to protect against thermal overall conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.

6.4 Device Functional Modes

6.4.1 Device Functional Mode Comparison

Table 6-1 shows the conditions that lead to the different modes of operation. See Section 5.4 for parameter values.

OPERATING MODE	PARAMETER						
OPERATING MODE	V _{IN}	V _{ON/OFF}	I _{OUT}	TJ			
Normal operation	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	$V_{ON/\overline{OFF}} > V_{ON/\overline{OFF}(HI)}$	I _{OUT} < I _{OUT(max)}	T _J < T _{SD(shutdown)}			
Dropout operation	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{ON/\overline{OFF}} > V_{ON/\overline{OFF}(HI)}$	I _{OUT} < I _{OUT(max)}	T _J < T _{SD(shutdown)}			
Disabled (any true condition disables the device)	V _{IN} < V _{UVLO}	V _{ON/OFF} < V _{ON/} OFF(LOW)	Not applicable	T _J > T _{SD(shutdown)}			

Table 6-1. Device Functional Mode Comparison

6.4.2 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage (V_{OUT(nom)} + V_{DO})
- The output current is less than the current limit (I_{OUT} < I_{CL})
- The device junction temperature is less than the thermal shutdown temperature ($T_J < T_{SD}$)
- The ON/OFF voltage has previously exceeded the ON/OFF rising threshold voltage and has not yet decreased to less than the enable falling threshold



6.4.3 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout can result in large output-voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout, $V_{IN} < V_{OUT(NOM)} + V_{DO}$, directly after being in a normal regulation state, but *not* during start up), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage ($V_{OUT(NOM)} + V_{DO}$), the output voltage can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.

6.4.4 Disabled

The output of the device can be shutdown by forcing the voltage of the ON/OFF pin to less than the maximum ON/OFF pin low-level input voltage (see the Section 5.4 table). When disabled, the pass transistor is turned off, internal circuits are shutdown, and the output voltage is actively discharged to ground by an internal discharge circuit from the output to ground.



7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

7.1.1 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi (Ψ) thermal metrics to estimate the junction temperatures of the linear regulator when in-circuit on a typical PCB board application. These metrics are not thermal resistance parameters and instead offer a practical and relative way to estimate junction temperature. These psi metrics are determined to be significantly independent of the copper area available for heat-spreading. Section 5.5 lists the primary thermal metrics, which are the junction-to-top characterization parameter (ψ_{JT}) and junction-to-board characterization parameter (ψ_{JB}). These parameters provide two methods for calculating the junction temperature (T_J), as described in the following equations. Use the junction-to-top characterization parameter (ψ_{JT}) with the temperature at the center-top of device package (T_T) to calculate the junction temperature. Use the junction-to-board characterization parameter (ψ_{JB}) with the PCB surface temperature 1 mm from the device package (T_B) to calculate the junction temperature.

$$T_{J} = T_{T} + \psi_{JT} \times P_{D}$$
⁽²⁾

where:

- P_D is the dissipated power
- T_T is the temperature at the center-top of the device package

$$T_J = T_B + \psi_{JB} \times P_D$$

where:

• T_B is the PCB surface temperature measured 1 mm from the device package and centered on the package edge

For detailed information on the thermal metrics and how to use them, see the *Semiconductor and IC Package Thermal Metrics* application note.

7.1.2 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. Use an input capacitor if the source impedance is more than 0.5 Ω . A higher value capacitor can be necessary if large, fast rise-time load or line transients are anticipated or if the device is located several inches from the input power source.

Dynamic performance of the device is improved with the use of an output capacitor. Use an output capacitor within the range specified in the *Section 5.3* table for stability.

7.1.3 Noise Bypass Capacitor (C_{BYPASS})

The LP2992 allows for low-noise performance with the use of a bypass capacitor that is connected to the internal band-gap reference with the BYPASS pin. This high-impedance band-gap circuitry is biased in the microampere range and, thus, cannot be loaded significantly, otherwise, the output (and, correspondingly, the output of the regulator) changes. Thus, for best output accuracy, dc leakage current through C_{BYPASS} must be minimized as

(3)



much as possible and must never exceed 100 nA. The C_{BYPASS} capacitor also impacts the start-up behavior of the regulator. Inrush current and start-up time increase with larger bypass capacitor values.

Use a 10-nF capacitor for C_{BYPASS}. Ceramic and film capacitors are good choices for this purpose.

7.1.4 Power Dissipation (P_D)

Circuit reliability requires consideration of the device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must have few or no other heat-generating devices that cause added thermal stress.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. The following equation calculates power dissipation (P_D).

$$\mathsf{P}_\mathsf{D} = (\mathsf{V}_\mathsf{IN} - \mathsf{V}_\mathsf{OUT}) \times \mathsf{I}_\mathsf{OUT}$$

(4)

(5)

Note

Power dissipation can be minimized, and therefore greater efficiency can be achieved, by correct selection of the system voltage rails. For the lowest power dissipation use the minimum input voltage required for correct output regulation.

For devices with a thermal pad, the primary heat conduction path for the device package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area must contain an array of plated vias that conduct heat to additional copper planes for increased heat dissipation.

The maximum power dissipation determines the maximum allowable ambient temperature (T_A) for the device. According to the following equation, power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ($R_{\theta JA}$) of the combined PCB and device package and the temperature of the ambient air (T_A).

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

Thermal resistance ($R_{\theta JA}$) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in Section 5.5 table is determined by the JEDEC standard PCB and copper-spreading area, and is used as a relative measure of package thermal performance.

7.1.5 Recommended Capacitor Types

The device is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and C0G-rated dielectric materials provide relatively good capacitive stability across temperature, whereas the use of Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. Generally, expect the effective capacitance to decrease by as much as 50%. The input and output capacitors listed inSection 5.3 account for an effective capacitance of approximately 50% of the nominal value.

7.1.6 Reverse Current

Excessive reverse current can damage this device. Reverse current flows through the intrinsic body diode of the pass transistor instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device.

Conditions where reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of $V_{OUT} \le V_{IN} + 0.3 \text{ V}$.

- If the device has a large C_{OUT} and the input supply collapses with little or no load current
- The output is biased when the input supply is not established



• The output is biased above the input supply

If reverse current flow is expected in the application, use external protection to protect the device. Reverse current is not limited in the device, so external limiting is required if extended reverse voltage operation is anticipated.

Figure 7-1 shows one approach for protecting the device.




Figure 7-1. Example Circuit for Reverse Current Protection Using a Schottky Diode

7.2 Typical Application

Figure 7-2 shows the standard usage of the LP2992 as a low-dropout regulator.




Figure 7-2. LP2992 Typical Application

7.2.1 Design Requirements

Minimum C_{OUT} value for stability (can be increased without limit for improved stability and transient response)

ON/OFF must be actively terminated. Connect to V_{IN} if shutdown feature is not used.


Optional BYPASS capacitor for low-noise operation.

7.2.2 Detailed Design Procedure

7.2.2.1 ON/OFF Operation


The LP2992 allows for a shutdown mode using the ON/ \overline{OFF} pin. Driving the pin LOW (≤ 0.4 V) turns the device OFF; conversely, a HIGH (≥ 1.2 V) turns the device ON. If the shutdown feature is not used, connect ON/ \overline{OFF} to the input so that the regulator is on at all times. For proper operation, do not leave ON/ \overline{OFF} unconnected.

7.2.3 Application Curves





7.2.3 Application Curves (continued)



8 Power Supply Recommendations

A power supply can be used at the input voltage within the ranges given in the *Recommended Operating Conditions* table. Use bypass capacitors as described in the *Section 9.1* section.



9 Layout

9.1 Layout Guidelines

- Bypass the input pin to ground with a bypass capacitor.
- The optimum placement of the bypass capacitor is closest to the V_{IN} of the device and GND of the system.
 Care must be taken to minimize the loop area formed by the bypass capacitor connection, the V_{IN} pin, and the GND pin of the system.
- For operation at full-rated load, use wide trace lengths to eliminate IR drop and heat dissipation.

9.2 Layout Examples




Figure 9-1. Layout Diagram



10 Device and Documentation Support

10.1 Device Nomenclature

Table 10-1. Available Options										
PRODUCT ⁽¹⁾	V _{OUT}									
LP2992- xxyyyz Legacy chip	 xx is the nominal output voltage (for example, 33 = 3.3 V; 50 = 5.0 V). yyy is the package designator. z is the package quantity. R is for large quantity reel, T is for small quantity reel. 									
LP2992- xxyyyz<i>M3</i> New chip	 xx is the nominal output voltage (for example, 33 = 3.3 V; 50 = 5.0 V). yyy is the package designator. z is the package quantity. R is for large quantity reel, T is for small quantity reel. M3 is a suffix designator for newer chip redesigns, fabricated on the latest TI process technology. 									

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

10.2 Documentation Support

10.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, AN-1187 Leadless Leadframe Package (LLP), application note
- Texas Instruments, Semiconductor and IC Package Thermal Metrics, application note
- Texas Instruments, Using New Thermal Metrics, application note
- Texas Instruments, Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs, application note

10.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.



11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision J (January 2017) to Revision K (December 2023)	Page
• • •	Updated the numbering format for tables, figures, and cross-references throughout the document Changed entire document to align with current family format Added M3 devices to document Updated the numbering format for tables, figures, and cross-references throughout the document Updated Absolute Maximum Ratings, Recommended Operating Conditions, Electrical Characteristics a Thermal Information for M3-suffix(new chip) Added <i>Device Nomenclature</i> section.	1 1 and 5
•	hanges from Revision I (November 2015) to Revision J (January 2017) Deleted specific values from capacitors in <i>Simplified Schematic</i> drawing Added <i>Receiving Notification of Documentation Updat</i> es	

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LP2992AILD-1.5/NOPB	ACTIVE	WSON	NGD	6	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L011A	Samples
LP2992AILD-1.8/NOPB	ACTIVE	WSON	NGD	6	1000	RoHS & Green	NIPDAU SN	Level-3-260C-168 HR	-40 to 125	L012A	Samples
LP2992AILD-3.3/NOPB	ACTIVE	WSON	NGD	6	1000	RoHS & Green	NIPDAU SN	Level-3-260C-168 HR	-40 to 125	L014A	Samples
LP2992AILD-5.0/NOPB	ACTIVE	WSON	NGD	6	1000	RoHS & Green	NIPDAU SN	Level-3-260C-168 HR	-40 to 125	L015A	Samples
LP2992AILDX-3.3/NOPB	ACTIVE	WSON	NGD	6	4500	RoHS & Green	NIPDAU SN	Level-3-260C-168 HR	-40 to 125	L014A	Samples
LP2992AILDX-5.0/NOPB	ACTIVE	WSON	NGD	6	4500	RoHS & Green	NIPDAU SN	Level-3-260C-168 HR	-40 to 125	L015A	Samples
LP2992AIM5-1.5/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFBA	Samples
LP2992AIM5-1.8/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFCA	Samples
LP2992AIM5-2.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFDA	Samples
LP2992AIM5-3.3/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFEA	Samples
LP2992AIM5-5.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFFA	Samples
LP2992AIM5X-1.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFBA	Samples
LP2992AIM5X-1.8/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFCA	Samples
LP2992AIM5X-2.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFDA	Samples
LP2992AIM5X-3.3/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFEA	Samples
LP2992AIM5X-5.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFFA	Samples
LP2992ILD-1.8/NOPB	ACTIVE	WSON	NGD	6	1000	RoHS & Green	NIPDAU SN	Level-3-260C-168 HR	-40 to 125	L012A B	Samples
LP2992ILD-2.5/NOPB	ACTIVE	WSON	NGD	6	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L013A B	Samples
LP2992ILD-3.3/NOPB	ACTIVE	WSON	NGD	6	1000	RoHS & Green	NIPDAU SN	Level-3-260C-168 HR	-40 to 125	L014A B	Samples



30-Apr-2024

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LP2992ILD-5.0/NOPB	ACTIVE	WSON	NGD	6	1000	RoHS & Green	NIPDAU SN	Level-3-260C-168 HR	-40 to 125	L015A B	Samples
LP2992ILDX-1.5/NOPB	ACTIVE	WSON	NGD	6	4500	RoHS & Green	NIPDAU SN	Level-3-260C-168 HR	-40 to 125	L011A B	Samples
LP2992ILDX-3.3/NOPB	ACTIVE	WSON	NGD	6	4500	RoHS & Green	NIPDAU SN	Level-3-260C-168 HR	-40 to 125	L014A B	Samples
LP2992ILDX-5.0/NOPB	ACTIVE	WSON	NGD	6	4500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L015A B	Samples
LP2992IM5-1.5/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFBB	Samples
LP2992IM5-1.8/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFCB	Samples
LP2992IM5-2.5/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFDB	Samples
LP2992IM5-3.0/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM		LF8B	Samples
LP2992IM5-3.3/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFEB	Samples
LP2992IM5-5.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFFB	Samples
LP2992IM5X-1.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFBB	Samples
LP2992IM5X-1.8/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFCB	Samples
LP2992IM5X-2.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFDB	Samples
LP2992IM5X-3.3/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFEB	Samples
LP2992IM5X-5.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFFB	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Texas

NSTRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP2992AILD-1.5/NOPB	WSON	NGD	6	1000	178.0	12.4	3.6	3.2	1.0	8.0	12.0	Q1
LP2992AILD-1.8/NOPB	WSON	NGD	6	1000	178.0	12.4	3.6	3.2	1.0	8.0	12.0	Q1
LP2992AILD-3.3/NOPB	WSON	NGD	6	1000	178.0	12.4	3.6	3.2	1.0	8.0	12.0	Q1
LP2992AILD-5.0/NOPB	WSON	NGD	6	1000	180.0	12.4	3.6	3.2	1.0	8.0	12.0	Q1
LP2992AILDX-3.3/NOPB	WSON	NGD	6	4500	330.0	12.4	3.6	3.2	1.0	8.0	12.0	Q1
LP2992AILDX-5.0/NOPB	WSON	NGD	6	4500	330.0	12.4	3.6	3.2	1.0	8.0	12.0	Q1
LP2992AIM5-1.5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992AIM5-1.8/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992AIM5-1.8/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992AIM5-2.5/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992AIM5-2.5/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992AIM5-3.3/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992AIM5-3.3/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992AIM5-5.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992AIM5X-1.5/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992AIM5X-1.8/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION



www.ti.com

1-May-2024

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP2992AIM5X-2.5/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992AIM5X-3.3/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992AIM5X-3.3/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992AIM5X-5.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992AIM5X-5.0/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992ILD-1.8/NOPB	WSON	NGD	6	1000	178.0	12.4	3.6	3.2	1.0	8.0	12.0	Q1
LP2992ILD-2.5/NOPB	WSON	NGD	6	1000	178.0	12.4	3.6	3.2	1.0	8.0	12.0	Q1
LP2992ILD-3.3/NOPB	WSON	NGD	6	1000	178.0	12.4	3.6	3.2	1.0	8.0	12.0	Q1
LP2992ILD-5.0/NOPB	WSON	NGD	6	1000	180.0	12.4	3.6	3.2	1.0	8.0	12.0	Q1
LP2992ILDX-1.5/NOPB	WSON	NGD	6	4500	330.0	12.4	3.6	3.2	1.0	8.0	12.0	Q1
LP2992ILDX-3.3/NOPB	WSON	NGD	6	4500	330.0	12.4	3.6	3.2	1.0	8.0	12.0	Q1
LP2992ILDX-5.0/NOPB	WSON	NGD	6	4500	330.0	12.4	3.6	3.2	1.0	8.0	12.0	Q1
LP2992IM5-1.5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992IM5-1.8/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992IM5-1.8/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992IM5-2.5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992IM5-3.0/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992IM5-3.3/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992IM5-3.3/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992IM5-5.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992IM5X-1.5/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992IM5X-1.8/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992IM5X-1.8/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992IM5X-2.5/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992IM5X-3.3/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992IM5X-3.3/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992IM5X-5.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992IM5X-5.0/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



PACKAGE MATERIALS INFORMATION

1-May-2024



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP2992AILD-1.5/NOPB	WSON	NGD	6	1000	208.0	191.0	35.0
LP2992AILD-1.8/NOPB	WSON	NGD	6	1000	208.0	191.0	35.0
LP2992AILD-3.3/NOPB	WSON	NGD	6	1000	208.0	191.0	35.0
LP2992AILD-5.0/NOPB	WSON	NGD	6	1000	213.0	191.0	35.0
LP2992AILDX-3.3/NOPB	WSON	NGD	6	4500	356.0	356.0	35.0
LP2992AILDX-5.0/NOPB	WSON	NGD	6	4500	356.0	356.0	35.0
LP2992AIM5-1.5/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2992AIM5-1.8/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2992AIM5-1.8/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2992AIM5-2.5/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2992AIM5-2.5/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2992AIM5-3.3/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2992AIM5-3.3/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2992AIM5-5.0/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2992AIM5X-1.5/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2992AIM5X-1.8/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2992AIM5X-2.5/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2992AIM5X-3.3/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0

PACKAGE MATERIALS INFORMATION




www.ti.com

1-May-2024

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP2992AIM5X-3.3/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2992AIM5X-5.0/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2992AIM5X-5.0/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2992ILD-1.8/NOPB	WSON	NGD	6	1000	208.0	191.0	35.0
LP2992ILD-2.5/NOPB	WSON	NGD	6	1000	208.0	191.0	35.0
LP2992ILD-3.3/NOPB	WSON	NGD	6	1000	208.0	191.0	35.0
LP2992ILD-5.0/NOPB	WSON	NGD	6	1000	213.0	191.0	35.0
LP2992ILDX-1.5/NOPB	WSON	NGD	6	4500	367.0	367.0	38.0
LP2992ILDX-1.3/NOPB	WSON	NGD	6	4500	356.0	356.0	35.0
LP2992ILDX-5.0/NOPB	WSON	NGD	6	4500	356.0	356.0	35.0
LP2992ILDX-3:0/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2992IM5-1.8/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2992IM5-1.8/NOPB	SOT-23	DBV	5	3000	208.0	185.0	35.0
			-				
LP2992IM5-2.5/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2992IM5-3.0/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2992IM5-3.3/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2992IM5-3.3/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2992IM5-5.0/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2992IM5X-1.5/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2992IM5X-1.8/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2992IM5X-1.8/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2992IM5X-2.5/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2992IM5X-3.3/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2992IM5X-3.3/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2992IM5X-5.0/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2992IM5X-5.0/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0

MECHANICAL DATA

NGD0006A





DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated