### 8-bit Microcontrollers

**CMOS** 

## F<sup>2</sup>MC-8FX MB95390H Series

### MB95F394H/F396K/F398H/F394K/F396H/F398K

#### **■ DESCRIPTION**

MB95390H is a series of general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers of this series contain a variety of peripheral resources.

Note: F<sup>2</sup>MC is the abbreviation of FUJITSU Flexible Microcontroller.

#### **■ FEATURES**

• F2MC-8FX CPU core

Instruction set optimized for controllers

- · Multiplication and division instructions
- 16-bit arithmetic operations
- · Bit test branch instructions
- · Bit manipulation instructions, etc.
- Clock
  - · Selectable main clock source

Main OSC clock (up to 16.25 MHz, maximum machine clock frequency: 8.125 MHz)

External clock (up to 32.5 MHz, maximum machine clock frequency: 16.25 MHz)

Main CR clock (1/8/10/12.5 MHz ±2% or ±2.5%\*, maximum machine clock frequency: 12.5 MHz)

- \*: The main CR clock oscillation accuracy of a product in LQFP package (FPT-48P-M49 or FPT-52P-M02) is ±2% and that of a product in QFN package (LCC-48P-M11) is ±2.5%.
- Selectable subclock source

Sub-OSC clock (32.768 kHz)

External clock (32.768 kHz)

Sub-CR clock (Typ: 100 kHz, Min: 50 kHz, Max: 200 kHz)

- Timer
  - 8/16-bit composite timer × 2 channels
  - 8/16-bit PPG × 3 channels
  - 16-bit PPG × 1 channel (can work independently or together with the multi-pulse generator)
  - 16-bit reload timer × 1 channel (can work independently or together with the multi-pulse generator)
  - Time-base timer × 1 channel
  - Watch prescaler × 1 channel

(Continued)

For the information for microcontroller supports, see the following website.

http://edevice.fujitsu.com/micom/en-support/



#### (Continued)

- UART/SIO × 1 channel
  - Full duplex double buffer
  - Capable of clock-asynchronous (UART) serial data transfer and clock-synchronous (SIO) serial data transfer
- I<sup>2</sup>C × 1 channel
  - Built-in wake-up function
- Multi-pulse generator (MPG) (for DC motor control) × 1 channel
  - 16-bit reload timer × 1 channel
  - 16-bit PPG timer × 1 channel
  - Waveform sequencer (including a 16-bit timer equipped with a buffer and a compare clear function)
- LIN-UART
  - Full duplex double buffer
  - Capable of clock-synchronous serial data transfer and clock-asynchronous serial data transfer
- External interrupt × 8 channels
  - Interrupt by edge detection (rising edge, falling edge, and both edges can be selected)
  - Can be used to wake up the device from different low power consumption (standby) modes
- 8/10-bit A/D converter × 12 channels
  - 8-bit and 10-bit resolution can be chosen.
- Low power consumption (standby) modes
  - Stop mode
  - Sleep mode
  - Watch mode
  - · Time-base timer mode
- I/O port
  - MB95F394H/F396H/F398H (maximum no. of I/O ports: 44)

General-purpose I/O ports (N-ch open drain) : 3

General-purpose I/O ports (CMOS I/O) : 41

• MB95F394K/F396K/F398K (maximum no. of I/O ports: 45)

General-purpose I/O ports (N-ch open drain) : 4
General-purpose I/O ports (CMOS I/O) : 41

- On-chip debug
  - 1-wire serial control
  - Serial writing supported (asynchronous mode)
- Hardware/software watchdog timer
  - Built-in hardware watchdog timer
  - Built-in software watchdog timer
- Low-voltage detection reset circuit
  - Built-in low-voltage detector
- Clock supervisor counter
  - Built-in clock supervisor counter function
- Programmable port input voltage level
  - CMOS input level / hysteresis input level
- Dual operation Flash memory
  - The erase/write operation and the read operation can be executed in different banks (upper bank/lower bank) simultaneously.
- Flash memory security function
  - Protects the content of the Flash memory

### **■ PRODUCT LINE-UP**

Part number			<u> </u>	<u> </u>	<u> </u>				
Parameter	MB95F394H	MB95F396H	MB95F398H	MB95F394K	MB95F396K	MB95F398K			
Туре		<u>I</u>	Flash mem	ory product	I	l			
Clock supervisor counter	It supervises th	It supervises the main clock oscillation.							
Program ROM capacity	20 Kbyte 36 Kbyte 60 Kbyte 20 Kbyte 36 Kbyte 60 Kl								
RAM capacity	496 bytes	1008 bytes	2032 bytes	496 bytes	1008 bytes	2032 bytes			
Low-voltage detection reset		No			Yes				
Reset input		Dedicated		Selec	ted through sof	tware			
CPU functions	<ul> <li>Number of ba</li> <li>Instruction bit</li> <li>Instruction let</li> <li>Data bit lengt</li> <li>Minimum inst</li> <li>Interrupt prod</li> </ul>	t length ngth :h :ruction executio	: 8 bits : 1 to 3 : 1, 8 a on time : 61.5 n	nd 16 bits s (with machine	clock frequency				
General-	<ul><li>I/O ports (Ma</li><li>CMOS I/O</li><li>N-ch open dr</li></ul>	´ : 41	·	<ul><li>I/O ports (Ma</li><li>CMOS I/O</li><li>N-ch open dr</li></ul>	: 41	·			
Time-base timer	Interval time: 0	.256 ms to 8.3 s	(with external	clock frequency	′ = 4 MHz)				
Hardware/ software watchdog timer		illation clock at	10 MHz: 105 m ed as the sourc		ardware watcho	log timer.			
Wild register	It can be used	to replace three	bytes of data.						
LIN-UART	<ul><li>A wide range</li><li>Clock-synchr abled.</li><li>The LIN func</li></ul>	onous serial da	ta transfer and	clock-asynchro	nous serial data				
8/10-bit A/D	12 channels								
	8-bit resolution	and 10-bit reso	lution can be ch	nosen.					
8/16-bit composite timer	<ul> <li>2 channels</li> <li>The timer can be configured as an "8-bit timer × 2 channels" or a "16-bit timer × 1 channel".</li> <li>It has the following functions: timer function, PWC function, PWM function and input capture function.</li> <li>Count clock: it can be selected from internal clocks (seven types) and external clocks.</li> <li>It can output square wave.</li> </ul>								
External interrupt	<ul><li>8 channels</li><li>Interrupt by e</li><li>It can be use</li></ul>	•			•	n be selected.)			
On-chip dobug	<ul><li>1-wire serial</li><li>It supports se</li></ul>	control							

#### (Continued)

4

(Continued)			<u> </u>		Ī	Ī			
Part number									
	MB95F394H	MB95F396H	MB95F398H	MB95F394K	MB95F396K	MB95F398K			
Parameter									
	1 channel		I		l .	ı			
	<ul> <li>Data transfer</li> </ul>	with UART/SIC	) is enabled.						
	<ul> <li>It has a full of</li> </ul>	duplex double b	ouffer, variable	data length (5/6	6/7/8 bits), a bu	uilt-in baud rate			
UART/SIO	_	d an error detec							
071117010	<ul> <li>It uses the NI</li> </ul>								
	LSB-first data					210)			
	Clock-asynch     transfer is ena		serial data trai	nster and clock	-synchronous (	SIO) serial data			
	1 channel	abieu.							
	Master/slave	tranemiesion a	nd receiving						
l <sup>2</sup> C				ion, arbitration	function, transm	nission direction			
						ecting repeated			
	START condi		•	· ·	· ·	0 .			
	3 channels								
8/16-bit PPG	• Each channel of PPG can be used as two 8-bit PPG channels or a single 16-bit PPG channel.								
	<ul> <li>The counter of</li> </ul>	·			ck sources.				
	PWM mode and one-shot mode are available to use.								
16-bit PPG	<ul> <li>The counter operating clock can be selected from eight clock sources.</li> <li>It supports external trigger start.</li> </ul>								
	<ul> <li>It can work independently or together with the multi-pulse generator.</li> </ul>								
	Two clock mo								
1017	It can output:			modes are ava	madio to doo.				
16-bit reload	Count clock: it can be selected from internal clocks (seven types) and external clocks.								
timer	Two counter operating modes: reload mode and one-shot mode								
	<ul> <li>It can work in</li> </ul>		together with th	ie multi-pulse g	enerator.				
Multi-pulse	• 16-bit PPG tir								
generator (for	16-bit reload     Event sounts		s: toggle output	, one-shot outp	ut				
DC motor	<ul> <li>Event counter: 1 channel</li> <li>Waveform sequencer (including a 16-bit timer equipped with a buffer and a compare clear</li> </ul>								
control)	function)	queriosi (moide	mig a 10 bit tim	or oquippod wit	ir a ballor and c	compare cicar			
Watch prescaler	Eight different t	ime intervals ca	an be selected.						
	<ul> <li>It supports au</li> </ul>	ıtomatic prograi	mming, Embedo	led Algorithm, a	and write/erase/	erase-suspend/			
	erase-resume								
Flash memory	It has a flag in			operation of En	nbedded Algorii	thm.			
" ,	Number of with the party of the party in the party i								
	<ul> <li>Data retention time: 20 years</li> <li>Flash security feature for protecting the content of the Flash memory</li> </ul>								
Standby mode	Sleep mode, stop mode, watch mode, time-base timer mode								
Ctariaby inode	Cicop mode, st	op mode, water		BP-M49					
Package				2P-M02					
J -	LCC-48P-M11								

### ■ PACKAGES AND CORRESPONDING PRODUCTS

Part number Package	MB95F394H	MB95F396H	MB95F398H	MB95F394K	MB95F396K	MB95F398K
FPT-48P-M49	0	0	0	0	0	0
FPT-52P-M02	0	0	0	0	0	0
LCC-48P-M11	0	0	0	0	0	0

O: Available

#### ■ DIFFERENCES AMONG PRODUCTS AND NOTES ON PRODUCT SELECTION

#### • Current consumption

When using the on-chip debug function, take account of the current consumption of flash erase/write. For details of current consumption, see "

ELECTRICAL CHARACTERISTICS".

#### Package

For details of information on each package, see "■ PACKAGES AND CORRESPONDING PRODUCTS" and "■ PACKAGE DIMENSIONS".


#### Operating voltage

The operating voltage varies, depending on whether the on-chip debug function is used or not. For details of the operating voltage, see "■ ELECTRICAL CHARACTERISTICS".


#### • On-chip debug function

The on-chip debug function requires that Vcc, Vss and one serial wire be connected to an evaluation tool. For details of the connection method, refer to "CHAPTER 29 EXAMPLE OF SERIAL PROGRAMMING CONNECTION" in the hardware manual of the MB95390H Series.


#### **■ PIN ASSIGNMENT**



\*: High-current pin (8 mA/12 mA)



\*: High-current pin (8 mA/12 mA)



<sup>\*:</sup> High-current pin (8 mA/12 mA)

### **■ PIN FUNCTIONS**

	Pin no.		Pin	I/O	
LQFP48*1	QFN48*2	LQFP52*3	name	circuit type*4	Function
			PG2		General-purpose I/O port
1	1	1	X1A	С	Subclock I/O oscillation pin
·	•	•	SNI2	Ü	Trigger input pin for the position detection function of the MPG waveform sequencer
			PG1		General-purpose I/O port
2	2	2	X0A	С	Subclock input oscillation pin
			SNI1		Trigger input pin for the position detection function of the MPG waveform sequencer
3	3	3	Vcc	_	Power supply pin
4	4	4	О	_	Capacitor connection pin
5	5	5	P40	K	General-purpose I/O port
3	3	3	AN08	IX.	A/D converter analog input pin
6	6	6	P41	K	General-purpose I/O port
0	U	O	AN09	IX.	A/D converter analog input pin
_	_	7	NC	_	It is an internally connected pin. Always leave it unconnected.
7	7	8	P42	K	General-purpose I/O port
,	,	O	AN10	IX.	A/D converter analog input pin
8	8	9	P43	K	General-purpose I/O port
		Ů	AN11	.``	A/D converter analog input pin
9	9	10	P44	G	General-purpose I/O port
		.0	TO1	Ç.	16-bit reload timer ch. 0 output pin
10	10	11	P45	G	General-purpose I/O port
. •			SCK	<u> </u>	LIN-UART clock I/O pin
11	11	12	P46	G	General-purpose I/O port
		. —	SOT	-	LIN-UART data output pin
12	12	13	P47	J	General-purpose I/O port
		-	SIN		LIN-UART data input pin
13	13	14	P10	G	General-purpose I/O port
			PPG10		8/16-bit PPG ch. 1 output pin
14	14	15	P11	G	General-purpose I/O port
			PPG11		8/16-bit PPG ch. 1 output pin
15	15	16	P12	Н	General-purpose I/O port
			DBG		DBG input pin
16	16	17	P13	G	General-purpose I/O port
			PPG00		8/16-bit PPG ch. 0 output pin

	Pin no.		Pin	I/O		
LQFP48*1	QFN48*2	LQFP52*3	name	circuit type*4	Function	
47	47	40	P14 G		General-purpose I/O port	
17	17	18	PPG01	G	8/16-bit PPG ch. 0 output pin	
40	40	40	P15	_	General-purpose I/O port	
18	18	19	PPG20	G	8/16-bit PPG ch. 2 output pin	
_	_	20	NC	_	It is an internally connected pin. Always leave it unconnected.	
19	19	21	P16	G	General-purpose I/O port	
19	19	21	PPG21	G	8/16-bit PPG ch. 2 output pin	
			P17		General-purpose I/O port	
20	20	22	SNI0	G	Trigger input pin for the position detection function of the MPG waveform sequencer	
21	21	23	P70	G	General-purpose I/O port	
21	21	20	TO00	u	8/16-bit composite timer ch. 0 output pin	
22	22	24	P71	G	General-purpose I/O port	
<b>44</b>	22	<u> </u>	TO01	u	8/16-bit composite timer ch. 0 output pin	
23	23	25	P72	ı	General-purpose I/O port	
20	20	2.5	SCL		I <sup>2</sup> C clock I/O pin	
24	24	26	P73	ı	General-purpose I/O port	
24	24	20	SDA	'	I <sup>2</sup> C data I/O pin	
25	25	27	P74	G	General-purpose I/O port	
20	25	21	EC0	G	8/16-bit composite timer ch. 0 clock input pin	
26	26	28	P75	G	General-purpose I/O port	
20	20	20	UCK0	u	UART/SIO ch. 0 clock I/O pin	
27	27	29	P76	G	General-purpose I/O port	
21	21	29	UO0	u	UART/SIO ch. 0 data output pin	
28	28	30	P77	J	General-purpose I/O port	
20	20	00	UI0	O	UART/SIO ch. 0 data input pin	
29	29	31	P60	G	General-purpose I/O port	
25	25	01	DTTI	J	MPG waveform sequencer input pin	
30	30	32	P61	G	General-purpose I/O port	
00	00	02	TI1	J	16-bit reload timer ch. 0 input pin	
_	_	33	NC	_	It is an internally connected pin. Always leave it unconnected.	
			P62		General-purpose I/O port High-current pin	
31	31	34	OPT0	D	MPG waveform sequencer output pin	
			PPG00		8/16-bit PPG ch. 0 output pin	
			TO10		8/16-bit composite timer ch. 1 output pin	



LQFP48*1	Pin no.		Pin	I/O	
LQFP48"	QFN48*2	LQFP52*3	name	circuit type*4	Function
			P63		General-purpose I/O port High-current pin
32	32	35	OPT1	D	MPG waveform sequencer output pin
			PPG01		8/16-bit PPG ch. 0 output pin
			TO11		8/16-bit composite timer ch. 1 output pin
			P64		General-purpose I/O port High-current pin
33	33	36	OPT2	D	MPG waveform sequencer output pin
			PPG10		8/16-bit PPG ch. 1 output pin
			EC1		8/16-bit composite timer ch. 1 clock input pin
			P65	_	General-purpose I/O port High-current pin
34	34	37	OPT3	D	MPG waveform sequencer output pin
			PPG11		8/16-bit PPG ch. 1 output pin
			P66		General-purpose I/O port High-current pin
35	35	38	OPT4	D	MPG waveform sequencer output pin
			PPG20		8/16-bit PPG ch. 2 output pin
			PPG1		16-bit PPG ch. 1 output pin
			P67		General-purpose I/O port High-current pin
36	36	39	OPT5	D	MPG waveform sequencer output pin
			PPG21		8/16-bit PPG ch. 2 output pin
			TRG1		16-bit PPG ch. 1 trigger input pin
			P00		General-purpose I/O port
37	37	40	INT00	Е	External interrupt input pin
			AN00		A/D converter analog input pin
			P01		General-purpose I/O port
38	38	41	INT01	Е	External interrupt input pin
			AN01		A/D converter analog input pin
			P02		General-purpose I/O port
39	39	42	INT02	Е	External interrupt input pin
			AN02		A/D converter analog input pin
			P03		General-purpose I/O port
40	40	43	INT03	E	External interrupt input pin
			AN03		A/D converter analog input pin


#### (Continued)


	Pin no.		Pin	.I/O	
LQFP48*1	QFN48*2	LQFP52*3	name	circuit type*4	Function
			P04		General-purpose I/O port
41	41	44	INT04	E	External interrupt input pin
			AN04		A/D converter analog input pin
			P05		General-purpose I/O port
42	42	45	INT05	E	External interrupt input pin
			AN05		A/D converter analog input pin
_	_	46	NC	_	It is an internally connected pin. Always leave it unconnected.
			P06		General-purpose I/O port
43	43	47	INT06	E	External interrupt input pin
			AN06		A/D converter analog input pin
			P07		General-purpose I/O port
44	44	48	INT07	E	External interrupt input pin
			AN07		A/D converter analog input pin
			PF2		General-purpose I/O port
45	45	49	RST	А	Reset pin Dedicated reset pin in MB95F394H/F396H/F398H
46	46	F0	PF0	В	General-purpose I/O port
40	46	50	X0	В	Main clock I/O oscillation pin
47	47	E4	PF1	D	General-purpose I/O port
47	47	51	X1	В	Main clock I/O oscillation pin
48	48	52	Vss	_	Power supply pin (GND)


\*1: Package code: FPT-48P-M49
\*2: Package code: LCC-48P-M11
\*3: Package code: FPT-52P-M02

\*4: For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

#### **■ I/O CIRCUIT TYPE**







#### ■ NOTES ON DEVICE HANDLING

#### • Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating. In a CMOS IC, if a voltage higher than Vcc or a voltage lower than Vss is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in "1. Absolute Maximum Ratings" of "■ ELECTRICAL CHARAC-TERISTICS" is applied to the Vcc pin or the Vss pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

#### Stabilizing supply voltage

Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the Vcc power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in Vcc ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard Vcc value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

#### Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

#### **■ PIN CONNECTION**

#### • Treatment of unused pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latch-ups. Always pull up or pull down an unused input pin through a resistor of at least 2 k $\Omega$ . Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

#### Power supply pins

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the  $V_{\rm CC}$  pin and the  $V_{\rm SS}$  pin to the power supply and ground outside the device. In addition, connect the current supply source to the  $V_{\rm CC}$  pin and the  $V_{\rm SS}$  pin with low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1  $\mu$ F as a bypass capacitor between the  $V_{CC}$  pin and the  $V_{SS}$  pin at a location close to this device.

#### • DBG pin

Connect the DBG pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the debug mode due to noise, minimize the distance between the DBG pin and the Vcc or Vss pin when designing the layout of the printed circuit board. The DBG pin should not stay at "L" level after power-on until the reset output is released.

#### • RST pin


Connect the RST pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the reset mode due to noise, minimize the distance between the  $\overline{RST}$  pin and the Vcc or Vss pin when designing the layout of the printed circuit board.


The RST/PF2 pin functions as the reset input/output pin after power-on. In addition, the reset output of the RST/PF2 pin can be enabled by the RSTOE bit in the SYSC register, and the reset input function and the general purpose I/O function can be selected by the RSTEN bit in the SYSC register.

#### • C pin

Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the  $V_{CC}$  pin must have a capacitance larger than  $C_S$ . For the connection to a smoothing capacitor  $C_S$ , see the diagram below. To prevent the device from unintentionally entering a mode to which the device is not set to transit due to noise, minimize the distance between the C pin and  $C_S$  and the distance between  $C_S$  and the  $C_S$  pin when designing the layout of a printed circuit board.



#### **■ BLOCK DIAGRAM**




#### **■ CPU CORE**

• Memory Space

The memory space of the MB95390H Series is 64 Kbyte in size, and consists of an I/O area, a data area, and a program area. The memory space includes areas intended for specific purposes such as general-purpose registers and a vector table. The memory maps of the MB95390H Series are shown below.

• Memory Maps



### ■ I/O MAP

Address	Register abbreviation	Register name	R/W	Initial value
0000н	PDR0	Port 0 data register	R/W	0000000В
0001н	DDR0	Port 0 direction register	R/W	0000000в
0002н	PDR1	Port 1 data register	R/W	0000000В
0003н	DDR1	Port 1 direction register	R/W	0000000в
0004н	_	(Disabled)	_	_
0005н	WATR	Oscillation stabilization wait time setting register	R/W	11111111в
0006н	_	(Disabled)	_	_
0007н	SYCC	System clock control register	R/W	0000Х011в
0008н	STBC	Standby control register	R/W	00000XXX <sub>B</sub>
0009н	RSRR	Reset source register	R/W	XXXXXXXX
000Ан	TBTC	Time-base timer control register	R/W	0000000в
000Вн	WPCR	Watch prescaler control register	R/W	0000000в
000Сн	WDTC	Watchdog timer control register	R/W	00XX0000 <sub>B</sub>
000Дн	SYCC2	System clock control register 2	R/W	ХХ100011в
000Ен to 0011н	_	(Disabled)	_	_
0012н	PDR4	Port 4 data register	R/W	0000000в
0013н	PDR4	Port 4 direction register	R/W	0000000в
0014н, 0015н	_	(Disabled)	_	_
0016н	PDR6	Port 6 data register	R/W	0000000в
0017н	DDR6	Port 6 direction register	R/W	0000000В
0018н	DDR7	Port 7 data register	R/W	0000000В
0019н	DDR7	Port 7 direction register	R/W	0000000В
001Ан to 0027н	_	(Disabled)	_	_
0028н	PDRF	Port F data register	R/W	0000000в
0029н	DDRF	Port F direction register	R/W	0000000В
002Ан	PDRG	Port G data register	R/W	0000000В
002Вн	DDRG	Port G direction register	R/W	0000000в
002Сн	PUL0	Port 0 pull-up register	R/W	0000000в
002Dн	PUL1	Port 1 pull-up register	R/W	00000000В
002Ен, 002Fн	_	(Disabled)	_	_
0030н	PUL4	Port 4 pull-up register	R/W	0000000В
0031н	PUL6	Port 6 pull-up register	R/W	0000000В
0032н	PUL7	Port 7 pull-up register	R/W	0000000В
0033н, 0034н	_	(Disabled)	_	_
0035н	PULG	Port G pull-up register	R/W	0000000в

Address	Register abbreviation	Register name	R/W	Initial value
0036н	T01CR1	8/16-bit composite timer 01 status control register 1	R/W	0000000В
0037н	T00CR1	8/16-bit composite timer 00 status control register 1	R/W	0000000В
0038н	T11CR1	8/16-bit composite timer 11 status control register 1	R/W	0000000в
0039н	T10CR1	8/16-bit composite timer 10 status control register 1	R/W	0000000в
003Ан	PC01	8/16-bit PPG timer 01 control register	R/W	0000000в
003Вн	PC00	8/16-bit PPG timer 00 control register	R/W	0000000в
003Сн	PC11	8/16-bit PPG timer 11 control register	R/W	0000000в
003Dн	PC10	8/16-bit PPG timer 10 control register	R/W	0000000в
003Ен	PC21	8/16-bit PPG timer 21 control register	R/W	0000000в
003Fн	PC20	8/16-bit PPG timer 20 control register	R/W	0000000в
0040н	TMCSRH1	16-bit reload timer control status register upper	R/W	0000000в
0041н	TMCSRL1	16-bit reload timer control status register lower	R/W	0000000В
0042н, 0043н	_	(Disabled)	-	_
0044н	PCNTH1	16-bit PPG status control register upper	R/W	0000000В
0045н	PCNTL1	16-bit PPG status control register lower	R/W	0000000В
0046н, 0047н	_	(Disabled)	_	_
0048н	EIC00	External interrupt circuit control register ch. 0/ch. 1	R/W	0000000В
0049н	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	0000000В
004Ан	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	0000000В
004Вн	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	0000000В
004Сн to 004Fн	_	(Disabled)	_	
0050н	SCR	LIN-UART serial control register	R/W	0000000В
0051н	SMR	LIN-UART serial mode register	R/W	0000000в
0052н	SSR	LIN-UART serial status register	R/W	00001000в
0053н	RDR/TDR	LIN-UART receive/transmit data register	R/W	0000000В
0054н	ESCR	LIN-UART extended status control register	R/W	00000100в
0055н	ECCR	LIN-UART extended communication control register	R/W	000000XXB
0056н	SMC10	UART/SIO serial mode control register 1	R/W	0000000В
0057н	SMC20	UART/SIO serial mode control register 2	R/W	00100000в
0058н	SSR0	UART/SIO serial status and data register	R/W	0000001в
0059н	TDR0	UART/SIO serial output data register	R/W	0000000В
005Ан	RDR0	UART/SIO serial input data register	R	0000000В
005Вн to 005Fн	_	(Disabled)	_	_



Address	Register abbreviation	Register name	R/W	Initial value
0060н	IBCR00	I <sup>2</sup> C bus control register 0	R/W	0000000В
0061н	IBCR10	I <sup>2</sup> C bus control register 1		0000000В
0062н	IBCR0	I <sup>2</sup> C bus status register	R/W	0000000В
0063н	IDDR0	I <sup>2</sup> C data register	R/W	0000000В
0064н	IAAR0	I <sup>2</sup> C address register	R/W	0000000В
0065н	ICCR0	I <sup>2</sup> C clock control register	R/W	0000000В
0066н	OPCUR	Output control register (upper)	R/W	0000000В
0067н	OPCLR	Output control register (lower)	R/W	0000000В
0068н	IPCUR	Input control register (upper)	R/W	0000000В
0069н	IPCLR	Input control register (lower)	R/W	0000000В
006Ан	NCCR	Noise cancellation control register	R/W	0000000В
006Вн	TCSR	Timer control status register	R/W	0000000В
006Сн	ADC1	8/10-bit A/D converter control register 1	R/W	0000000В
006Dн	ADC2	8/10-bit A/D converter control register 2	R/W	0000000В
006Ен	ADDH	8/10-bit A/D converter data register (upper)	R/W	0000000В
006Fн	ADDL	8/10-bit A/D converter data register (lower)	R/W	0000000В
0070н	_	(Disabled)	_	
0071н	FSR2	Flash memory status register 2	R/W	0000000В
0072н	FSR	Flash memory status register	R/W	000Х0000в
0073н	SWRE0	Flash memory sector write control register 0	R/W	0000000В
0074н	FSR3	Flash memory status register 3	R	0000000В
0075н	_	(Disabled)	_	
0076н	WREN	Wild register address compare enable register	R/W	0000000В
0077н	WROR	Wild register data test setting register	R/W	0000000В
0078н	_	Mirror of register bank pointer (RP) and mirror of direct bank pointer (DP)	_	_
0079н	ILR0	Interrupt level setting register 0	R/W	11111111В
007Ан	ILR1	Interrupt level setting register 1	R/W	11111111В
007Вн	ILR2	Interrupt level setting register 2	R/W	11111111В
007Сн	ILR3	Interrupt level setting register 3	R/W	11111111В
007Dн	ILR4	Interrupt level setting register 4	R/W	11111111В
007Ен	ILR5	Interrupt level setting register 5	R/W	11111111В
007Fн	_	(Disabled)	-	_
0F80н	WRARH0	Wild register address setting register (upper) ch. 0	R/W	0000000В
0F81н	WRARL0	Wild register address setting register (lower) ch. 0	R/W	0000000В
0F82н	WRDR0	Wild register data setting register ch. 0	R/W	0000000В

24

Address	Register abbreviation	Register name	R/W	Initial value
0F83н	WRARH1	Wild register address setting register (upper) ch. 1	R/W	0000000В
0F84н	WRARL1	Wild register address setting register (lower) ch. 1	R/W	0000000В
0F85н	WRDR1	Wild register data setting register ch. 1	R/W	0000000В
0F86н	WRARH2	Wild register address setting register (upper) ch. 2	R/W	00000000В
0F87н	WRARL2	Wild register address setting register (lower) ch. 2	R/W	0000000В
0F88н	WRDR2	Wild register data setting register ch. 2	R/W	00000000в
0F89н to 0F91н	_	(Disabled)		_
0F92н	T01CR0	8/16-bit composite timer 01 status control register 0	R/W	0000000В
0F93н	T00CR0	8/16-bit composite timer 00 status control register 0	R/W	0000000В
0F94н	T01DR	8/16-bit composite timer 01 data register	R/W	0000000В
0F95н	T00DR	8/16-bit composite timer 00 data register	R/W	0000000В
0F96н	TMCR0	8/16-bit composite timer 00/01 timer mode control register	R/W	0000000В
0F97н	T11CR0	8/16-bit composite timer 11 status control register 0	R/W	0000000В
0F98н	T10CR0	8/16-bit composite timer 10 status control register 0	R/W	0000000В
0F99н	T11DR	8/16-bit composite timer 11 data register	R/W	0000000В
0F9Ан	T10DR	8/16-bit composite timer 10 data register	R/W	0000000В
0F9Вн	TMCR1	8/16-bit composite timer 10/11 timer mode control register	R/W	0000000В
0F9Cн	PPS01	8/16-bit PPG01 cycle setting buffer register	R/W	111111111
0F9Dн	PPS00	8/16-bit PPG00 cycle setting buffer register	R/W	111111111
0F9Eн	PDS01	8/16-bit PPG01 duty setting buffer register	R/W	111111111
0F9Fн	PDS00	8/16-bit PPG00 duty setting buffer register	R/W	111111111
0FA0н	PPS11	8/16-bit PPG11 cycle setting buffer register	R/W	111111111
0FA1н	PPS10	8/16-bit PPG10 cycle setting buffer register	R/W	111111111
0FA2н	PDS11	8/16-bit PPG11 duty setting buffer register	R/W	111111111
0FАЗн	PDS10	8/16-bit PPG10 duty setting buffer register	R/W	111111111
0FA4н	PPGS	8/16-bit PPG startup register	R/W	0000000В
0FA5н	REVC	8/16-bit PPG output reverse register	R/W	0000000В
0FA6н	PPS21	8/16-bit PPG21 cycle setting buffer register	R/W	111111111
0FA7н	PPS20	8/16-bit PPG20 cycle setting buffer register	R/W	111111111
0540	TMRH1	16-bit reload timer timer register (upper)	D/W	0000000
0FA8н	TMRLRH1	16-bit reload timer reload register (upper)	R/W	0000000в
0540	TMRL1	16-bit reload timer timer register (lower)		0000000
0FА9н	TMRLRL1	16-bit reload timer reload register (lower)	R/W	0000000в
0ГААн	PDS21	8/16-bit PPG21 duty setting buffer register	R/W	111111111
0ҒАВн	PDS20	8/16-bit PPG20 duty setting buffer register	R/W	111111111в

Address	Register abbreviation	Register name	R/W	Initial value
0FACн to 0FAFн	_	(Disabled)	_	_
0FВ0н	PDCRH1	16-bit PPG down counter register (upper)	R	0000000
0FB1н	PDCRL1	16-bit PPG down counter register (lower)	R	00000000в
0FB2н	PCSRH1	16-bit PPG cycle setting buffer register (upper)	R/W	11111111в
0FВ3н	PCSRL1	16-bit PPG cycle setting buffer register (lower)	R/W	11111111в
0FВ4н	PDUTH1	16-bit PPG duty setting buffer register (upper)	R/W	111111111
0FB5н	PDUTL1	16-bit PPG duty setting buffer register (lower)	R/W	11111111В
0FB6н to 0FBBн	_	(Disabled)	_	_
0FBСн	BGR1	LIN-UART baud rate generator register 1	R/W	0000000в
0FBDн	BGR0	LIN-UART baud rate generator register 0	R/W	0000000В
0FBЕн	PSSR0	UART/SIO prescaler select register	R/W	0000000В
0FBFн	BRSR0	UART/SIO baud rate setting register	R/W	0000000в
0FC0н, 0FC1н	_	(Disabled)	_	_
0FC2н	AIDRH	A/D input disable register (upper)	R/W	0000000В
0FС3н	AIDRL	A/D input disable register (lower)	R/W	0000000В
0FС4н	OPDBRH0	Output data buffer register (upper) ch. 0	R/W	0000000В
0FC5н	OPDBRL0	Output data buffer register (lower) ch. 0	R/W	0000000В
0FС6н	OPDBRH1	Output data buffer register (upper) ch. 1	R/W	0000000В
0FС7н	OPDBRL1	Output data buffer register (lower) ch. 1	R/W	0000000В
0FС8н	OPDBRH2	Output data buffer register (upper) ch. 2	R/W	0000000В
0FС9н	OPDBRL2	Output data buffer register (lower) ch. 2	R/W	0000000В
0ГСАн	OPDBRH3	Output data buffer register (upper) ch. 3	R/W	0000000В
0ГСВн	OPDBRL3	Output data buffer register (lower) ch. 3	R/W	0000000В
0ГССн	OPDBRH4	Output data buffer register (upper) ch. 4	R/W	0000000В
0FCDн	OPDBRL4	Output data buffer register (lower) ch. 4	R/W	0000000В
0FCEн	OPDBRH5	Output data buffer register (upper) ch. 5	R/W	0000000В
0ГСГн	OPDBRL5	Output data buffer register (lower) ch. 5	R/W	0000000В
0FD0н	OPDBRH6	Output data buffer register (upper) ch. 6	R/W	0000000В
0FD1н	OPDBRL6	Output data buffer register (lower) ch. 6	R/W	0000000В
0FD2н	OPDBRH7	Output data buffer register (upper) ch. 7	R/W	0000000В
0FD3н	OPDBRL7	Output data buffer register (lower) ch. 7	R/W	0000000В
0FD4н	OPDBRH8	Output data buffer register (upper) ch. 8	R/W	0000000В
0FD5н	OPDBRL8	Output data buffer register (lower) ch. 8	R/W	0000000в
0FD6н	OPDBRH9	Output data buffer register (upper) ch. 9	R/W	0000000В
0FD7н	OPDBRL9	Output data buffer register (lower) ch. 9	R/W	0000000в
0FD8н	OPDBRHA	Output data buffer register (upper) ch. A	R/W	0000000В
0FD9н	OPDBRLA	Output data buffer register (lower) ch. A	R/W	0000000в

#### (Continued)

Address	Register abbreviation	Register name	R/W	Initial value
0FDAн	OPDBRHB	Output data buffer register (upper) ch. B	R/W	0000000в
0FDB <sub>н</sub>	OPDBRLB	Output data buffer register (lower) ch. B	R/W	0000000в
0FDC <sub>н</sub>	OPDUR	Output data register (upper)	R	0000XXXXB
0FDD <sub>н</sub>	OPDLR	Output data register (lower)	R	XXXXXXX
0FDEн	CPCUR	Compare clear register (upper)	R/W	XXXXXXX
0FDF <sub>н</sub>	CPCLR	Compare clear register (lower)	R/W	XXXXXXX
0FE0н, 0FE1н	_	(Disabled)	_	_
0FE2н	TMBUR	Timer buffer register (upper)	R	XXXXXXX
0FE3н	TMBLR	Timer buffer register (lower)	R	XXXXXXX
0FE4н	CRTH	Main CR clock trimming register (upper)	R/W	0XXXXXXXB
0FE5н	CRTL	Main CR clock trimming register (lower)	R/W	00XXXXXXB
0FE6н, 0FE7н	_	(Disabled)	_	_
0FE8н	SYSC	System configuration register	R/W	11000011в
0FE9н	CMCR	Clock monitoring control register	R/W	0000000В
0FEAн	CMDR	Clock monitoring data register	R	0000000В
0FEBн	WDTH	Watchdog timer selection ID register (upper)	R	XXXXXXX
0FEC <sub>H</sub>	WDTL	Watchdog timer selection ID register (lower)	R	XXXXXXX
0FEDн	_	(Disabled)	_	_
0FEE <sub>H</sub>	ILSR	Input level select register	R/W	0000000в
0FEFн	WICR	Interrupt pin control register	R/W	01000000в
0FF0н to 0FFFн	_	(Disabled)	_	_

#### • R/W access symbols

R/W: Readable / Writable

R : Read only W : Write only

#### • Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is indeterminate.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

### **■ INTERRUPT SOURCE TABLE**

		Vector tab	le address		Priority order of	
Interrupt source	Interrupt request number	Upper Lower		Bit name of interrupt level setting register	interrupt sources of the same level (occurring simultaneously)	
External interrupt ch. 0, ch. 4	IRQ00	FFFA⊦	FFFB⊦	L00 [1:0]	High	
External interrupt ch. 1, ch. 5	IRQ01	FFF8 <sub>H</sub>	FFF9 <sub>H</sub>	L01 [1:0]	<b>A</b>	
External interrupt ch. 2, ch. 6	IRQ02	FFF6 <sub>H</sub>	FFF7 <sub>H</sub>	L02 [1:0]		
External interrupt ch. 3, ch. 7	IRQ03	FFF4 <sub>H</sub>	FFF5⊦	L03 [1:0]		
UART/SIO ch. 0, MPG (DTTI)	IRQ04	FFF2 <sub>H</sub>	FFF3 <sub>H</sub>	L04 [1:0]		
8/16-bit composite timer ch. 0 (lower)	IRQ05	FFF0 <sub>H</sub>	FFF1 <sub>H</sub>	L05 [1:0]		
8/16-bit composite timer ch. 0 (upper)	IRQ06	FFEE <sub>H</sub>	FFEF <sub>H</sub>	L06 [1:0]		
LIN-UART (reception)	IRQ07	FFECH	FFEDH	L07 [1:0]		
LIN-UART (transmission)	IRQ08	FFEAH	FFEBH	L08 [1:0]		
8/16-bit PPG ch. 1 (lower)	IRQ09	FFE8 <sub>H</sub>	FFE9 <sub>H</sub>	L09 [1:0]		
8/16-bit PPG ch. 1 (upper)	IRQ10	FFE6 <sub>H</sub>	FFE7 <sub>H</sub>	L10 [1:0]		
8/16-bit PPG ch. 2 (upper)	IRQ11	FFE4⊦ı	FFE5 <sub>H</sub>	L11 [1:0]		
8/16-bit PPG ch. 0 (upper)	IRQ12	FFE2 <sub>H</sub>	FFE3 <sub>H</sub>	L12 [1:0]		
8/16-bit PPG ch. 0 (lower)	IRQ13	FFE0 <sub>H</sub>	FFE1 <sub>H</sub>	L13 [1:0]		
8/16-bit composite timer ch. 1 (upper)	IRQ14	FFDE <sub>H</sub>	FFDFн	L14 [1:0]		
8/16-bit PPG ch. 2 (lower)	IRQ15	FFDCH	FFDD <sub>H</sub>	L15 [1:0]		
16-bit reload timer ch. 1, MPG (write timing/compare clear), I <sup>2</sup> C	IRQ16	FFDA⊦	FFDB⊦	L16 [1:0]		
16-bit PPG timer ch. 1, MPG (position detection/compare match)	IRQ17	FFD8 <sub>H</sub>	FFD9 <sub>H</sub>	L17 [1:0]		
8/10-bit A/D converter	IRQ18	FFD6⊦	FFD7 <sub>H</sub>	L18 [1:0]		
Time-base timer	IRQ19	FFD4 <sub>H</sub>	FFD5 <sub>H</sub>	L19 [1:0]		
Watch prescaler	IRQ20	FFD2 <sub>H</sub>	FFD3 <sub>H</sub>	L20 [1:0]		
<del>_</del>	IRQ21	FFD0 <sub>H</sub>	FFD1 <sub>H</sub>	L21 [1:0]		
8/16-bit composite timer ch. 1 (lower)	IRQ22	FFCE <sub>H</sub>	FFCF <sub>H</sub>	L22 [1:0]	▼	
Flash memory	IRQ23	FFCСн	FFCDH	L23 [1:0]	Low	


### **■ ELECTRICAL CHARACTERISTICS**

### 1. Absolute Maximum Ratings

Dayanatar	Cumched	Rat	ing	11:4	Remarks	
Parameter	Symbol	Min	Max	Unit		
Power supply voltage*1	Vcc	Vss - 0.3	Vss + 6	V		
Input voltage*1	Vı	Vss - 0.3	Vss + 6	V	*2	
Output voltage*1	Vo	Vss - 0.3	Vss + 6	V	*2	
Maximum clamp current	CLAMP	-2	+2	mA	Applicable to specific pins*3	
Total maximum clamp current	$\Sigma$ l $ $ CLAMP $ $	_	20	mA	Applicable to specific pins*3	
"L" level maximum	lo <sub>L1</sub>	_	15	- mA	Other than P62 to P67	
output current	lol2	_	15	IIIA	P62 to P67	
"L" level average current	lolav1	_	4	- mA	Other than P62 to P67 Average output current = operating current × operating ratio (1 pin)	
L level average current	lolav2	_	12	- IIIA	P62 to P67 Average output current = operating current × operating ratio (1 pin)	
"L" level total maximum output current	$\Sigma$ loL	_	100	mA		
"L" level total average output current	$\Sigma$ lolav	_	50	mA	Total average output current = operating current × operating ratio (Total number of pins)	
"H" level maximum output current	<b>І</b> он1	_	-15	mA	Other than P12, P62 to P67, P72, P73 and PF2	
output current	10н2	_	-15		P12, P62 to P67, P72, P73 and PF2	
"H" level average current	Іонаv1	_	-4	mA	Other than P12, P62 to P67, P72, P73 and PF2 Average output current = operating current × operating ratio (1 pin)	
Carrent	Iонаv2	_	-8		P12, P62 to P67, P72, P73 and PF2 Average output current = operating current × operating ratio (1 pin)	
"H" level total maximum output current	$\Sigma$ loн	_	-100	mA		
"H" level total average output current	ΣΙομαν	_	-50	mA	Total average output current = operating current × operating ratio (Total number of pins)	
Power consumption	Pd	_	320	mW		
Operating temperature	TA	-40	+85	°C		
Storage temperature	Tstg	-55	+150	°C		

#### (Continued)

- \*1: The parameter is based on  $V_{SS} = 0.0 \text{ V}$ .
- \*2: V<sub>I</sub> and V<sub>O</sub> must not exceed V<sub>CC</sub> + 0.3 V. V<sub>I</sub> must not exceed the rated voltage. However, if the maximum current to/from an input is limited by means of an external component, the I<sub>CLAMP</sub> rating is used instead of the V<sub>I</sub> rating.
- \*3: Applicable to the following pins: P00 to P07, P10, P11, P13 to P17, P40 to P47, P60 to P67, P70, P71, P74 to P77, PF0, PF1, PG1 and PG2
  - Use under recommended operating conditions.
  - Use with DC voltage (current).
  - The HV (High Voltage) signal is an input signal exceeding the Vcc voltage. Always connect a limiting resistor between the HV (High Voltage) signal and the microcontroller before applying the HV (High Voltage) signal.
  - The value of the limiting resistor should be set to a value at which the current to be input to the microcontroller pin when the HV (High Voltage) signal is input is below the standard value, irrespective of whether the current is transient current or stationary current.
  - When the microcontroller drive current is low, such as in low power consumption modes, the HV (High Voltage) input potential may pass through the protective diode to increase the potential of the Vcc pin, affecting other devices.
  - If the HV (High Voltage) signal is input when the microcontroller power supply is off (not fixed at 0 V), since power is supplied from the pins, incomplete operations may be executed.
  - If the HV (High Voltage) input is input after power-on, since power is supplied from the pins, the voltage of power supply may not be sufficient to enable a power-on reset.
  - Do not leave the HV (High Voltage) input pin unconnected.
  - Example of a recommended circuit



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.


#### 2. Recommended Operating Conditions

(Vss = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks				
raiametei	Symbol	Min	Max	Oiiit	nemarks				
	2.4*1*2 5.5*1 In normal operation		In normal operation	Other than on-chip debug					
Power supply	Vcc	2.3	5.5	V	Hold condition in stop mode	mode			
voltage	VCC	2.9	5.5	\ \	In normal operation	On-chip debug mode			
		2.3	5.5		Hold condition in stop mode	On-chip debug mode			
Smoothing capacitor	Cs	0.022	1	μF	*3				
Operating	TA	-40	+85	°C	Other than on-chip debug mode				
temperature	IA	+5	+35		On-chip debug mode				

<sup>\*1:</sup> The value varies depending on the operating frequency, the machine clock and the analog guaranteed range.

<sup>\*3:</sup> Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the Vcc pin must have a capacitance larger than Cs. For the connection to a smoothing capacitor Cs, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and Cs and the distance between Cs and the Vss pin when designing the layout of a printed circuit board.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

<sup>\*2:</sup> This value becomes 2.88 V when the low-voltage detection reset is used.

#### 3. DC Characteristics

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

		<u> </u>			Value		7.0 V,	T <sub>A</sub> = -40°C to +85°C)	
Parameter	Symbol	Pin name	Condition	Min	Typ*3		Unit	Remarks	
	ViHi	P47, P72, P73, P77	*1	0.7 Vcc		Vcc + 0.3	V	When CMOS input level (hysteresis input) is selected	
"H" level input voltage	ViHs	P00 to P07, P10 to P17, P40 to P47, P60 to P67, P70 to P77, PF0, PF1, PG1, PG2	*1	0.8 Vcc	_	Vcc + 0.3	V	Hysteresis input	
	V <sub>ІНМ</sub>	PF2	_	0.7 Vcc	_	Vcc + 0.3	٧	Hysteresis input	
	VıL	P47, P72, P73, P77	*1	Vss - 0.3	_	0.3 Vcc	V	When CMOS input level (hysteresis input) is selected	
"L" level input voltage	VILS	P00 to P07, P10 to P17, P40 to P47, P60 to P67, P70 to P77, PF0, PF1, PG1, PG2	*1	Vss - 0.3	_	0.2 Vcc	V	Hysteresis input	
	VILM	PF2	_	Vss - 0.3	—	0.3 Vcc	V	Hysteresis input	
Open-drain output application voltage	VD	P12, P72, P73, PF2	_	Vss - 0.3	_	Vss + 5.5	V		
"H" level output voltage	Vон1	Output pins other than P12, P62 to P67, P72, P73, PF2	Iон = −4 mA	Vcc – 0.5	_	_	٧		
	V <sub>OH2</sub>	P62 to P67	Iон = −8 mA	Vcc $-0.5$	_		٧		
"L" level output voltage	V <sub>OL1</sub>	Output pins other than P62 to P67	IoL = 4 mA	_	_	0.4	٧		
voitage	V <sub>OL2</sub>	P62 to P67	IoL = 12 mA	_	_	0.4	V		
Input leak current (Hi-Z output leak current)	lu	All input pins	0.0 V < Vı < Vcc	-5	_	+5	μΑ	When pull-up resistance is disabled	
Pull-up resistance	Rpull	P00 to P07, P10, P11, P13 to P17, P40 to P47, P60, P61, P70, P71, P74 to P76, PG1, PG2	V1 = 0 V	25	50	100	kΩ	When pull-up resistance is enabled	

(Vcc = 5.0 V $\pm$ 10%, Vss = 0.0 V, TA =  $-40^{\circ}$ C to  $+85^{\circ}$ C)

	Symbol		_	`	Value	/o, <b>v</b> ss —			
Parameter	Symbol	Pin name	Condition	Min	Typ*³	Max	Unit	Remarks	
Input capacitance	Cin	Other than Vcc and Vss	f = 1 MHz	_	5	15	pF		
			Vcc = 5.5 V Fch = 32 MHz	_	14.8	17	mA	Except during Flash memory writing and erasing	
	Icc		FMP = 16 MHz Main clock mode (divided by 2)	_	33.5	39.5	mA	During Flash memory writing and erasing	
			(4.11.000.0) =/	_	16.6	21	mA	At A/D conversion	
	Iccs		Vcc = 5.5 V Fch = 32 MHz Fmp = 16 MHz Main sleep mode (divided by 2)	_	7	9	mA		
	IccL	Vcc (External clock operation)	Vcc = 5.5 V FcL = 32 kHz FMPL = 16 kHz Subclock mode (divided by 2) TA = +25°C	_	60	153	μА		
Power supply current*2	Iccls		Vcc = 5.5 V FcL = 32 kHz FMPL = 16 kHz Subsleep mode (divided by 2) TA = +25°C	_	9.4	84	μА		
	Ісст		Vcc = 5.5 V FcL = 32 kHz Watch mode Main stop mode T <sub>A</sub> = +25°C	_	4.3	30	μА		
	Іссмся	-Vcc	Vcc = 5.5 V FCRH = 12.5 MHz FMP = 12.5 MHz Main CR clock mode	_	11.8	13.2	mA		
	Iccscr		Vcc = 5.5 V Sub-CR clock mode (divided by 2) T <sub>A</sub> = +25°C	_	113	410	μА		

(Continued)

 $(Vcc = 5.0 V\pm 10\%, Vss = 0.0 V, Ta = -40^{\circ}C to +85^{\circ}C)$ 

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
raiailletei	Syllibol	Fili lialile	Condition	Min	Typ⁺³	Max	Oill	nemarks
	Ісстѕ	Vcc (External clock operation)	I A = 123 O		0.9	3	mA	
	Іссн	operation)	$V_{CC} = 5.5 \text{ V}$ Substop mode $T_A = +25^{\circ}\text{C}$	_	3.4	22.5	μΑ	
Power supply current*2	ILVD		Current consumption for low-voltage detection circuit only	_	31	54	μΑ	
	Іспн	<b>V</b> cc	Current consumption for the main CR oscillator	_	0.5	0.6	mA	
	Icrl		Current consumption for the sub-CR oscillator oscillating at 100 kHz	_	20	72	μΑ	

<sup>\*1:</sup> The input levels of P47, P72, P73 and P77 can be switched between "CMOS input level" and "hysteresis input level". The input level selection register (ILSR) is used to switch between the two input levels.

- See "4. AC Characteristics: (1) Clock Timing" for Fch and Fcl.
- See "4. AC Characteristics: (2) Source Clock/Machine Clock" for FMP and FMPL.

<sup>\*2: •</sup> The power supply current is determined by the external clock. When the low-voltage detection option is selected, the power-supply current will be the sum of adding the current consumption of the low-voltage detection circuit (ILVD) to one of the value from Icc to Icch. In addition, when both the low-voltage detection option and the CR oscillator are selected, the power supply current will be the sum of adding up the current consumption of the low-voltage detection circuit, the current consumption of the CR oscillators (ICRH, ICRL) and a specified value. In on-chip debug mode, the CR oscillator (ICRH) and the low-voltage detection circuit are always enabled, and current consumption therefore increases accordingly.

<sup>\*3:</sup>  $Vcc = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$ 

#### 4. AC Characteristics

#### (1) Clock Timing


 $(Vcc = 2.4 \text{ V to } 5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 


Davamatav	Cumbal	Din nama	Condition		Value		I I m ! A	Remarks	
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	neiliaiks	
	1	X0, X1	_	1	_	16.25	MHz	When the main oscillation circuit is used	
	Fсн	X0	X1: open	1	_	12	MHz	When the main external	
		X0, X1	*1	1		32.5	MHz	clock is used	
				12.25	12.5	12.75	MHz		
				9.80	10	10.20	MHz	When the main CR clock is	
				7.84	8	8.16	MHz	used*2	
	Fcrh			0.98	1	1.02	MHz		
Clock	I CHH	_	_	12.18	12.5	12.82	MHz		
frequency				9.75	10	10.25	MHz	When the main CR clock is	
				7.80	8	8.20	MHz	used*3	
			-	0.97	1	1.03	MHz		
	FcL	X0A, X1A		_	32.768	_	kHz	When the sub-oscillation circuit is used	
				_	32.768	_	kHz	When the sub-external clock is used	
	FCRL	_	_	50	100	200	kHz	When the sub-CR clock is used	
	thcyl	X0, X1	_	61.5		1000	ns	When the main oscillation circuit is used	
Clock cycle time		X0	X1: open	83.4	_	1000	ns	When the external clock is	
ume		X0, X1	*1	30.8	_	1000	ns	used	
	tLCYL	X0A, X1A	_	_	30.5	_	μs	When the subclock is used	
	<b>t</b> wH1	X0	X1: open	33.4	_	_	ns	When the external clock is	
Input clock	tw∟1	X0, X1	*1	12.4		_	ns	used, the duty ratio should	
pulse width	twH2 twL2	X0A	_		15.2	_	μs	range between 40% and 60%.	
Input clock rise	tcr	X0	X1: open	_	_	5	ns	When the external clock is	
time and fall time	<b>t</b> cf	X0, X1	*1	_		5	ns	used	
CR oscillation	tcrhwk		_	_	_	80	μs	When the main CR clock is used	
start time	tcrlwk	_	_	_	_	10	μs	When the sub-CR clock is used	


<sup>\*1:</sup> The external clock signal is input to X0 and the inverted external clock signal to X1.


<sup>\*2:</sup> These specifications are only applicable to a product in LQFP package (FPT-48P-M49 or FPT-52P-M02).

<sup>\*3:</sup> These specifications are only applicable to a product in QFN package (LCC-48P-M11).










#### (2) Source Clock/Machine Clock


 $(Vcc = 5.0 V\pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

Damamatan	Oursels at	Pin	Value			11	Bonnantes		
Parameter	Symbol	name	Min	Тур	Max	Unit	Remarks		
			61.5	_	2000	ns	When the main external clock is used Min: FcH = 32.5 MHz, divided by 2 Max: FcH = 1 MHz, divided by 2		
Source clock cycle time*1	<b>t</b> sclk	_	80	_	1000	ns	When the main CR clock is used Min: Fcrh = 12.5 MHz Max: Fcrh = 1 MHz		
			_	61	1	μs	When the sub-oscillation clock is used FcL = 32.768 kHz, divided by 2		
			_	20	_	μs	When the sub-CR clock is used FCRL = 100 kHz, divided by 2		
	Fsp		0.5	_	16.25	MHz	When the main oscillation clock is used		
Source clock	1 5P		1	_	12.5	MHz	When the main CR clock is used		
frequency	Fspl	_	_	16.384	_	kHz	When the sub-oscillation clock is used		
			_	50		kHz	When the sub-CR clock is used FCRL = 100 kHz, divided by 2		
				61.5	_	32000	ns	When the main oscillation clock is used Min: F <sub>SP</sub> = 16.25 MHz, no division Max: F <sub>SP</sub> = 0.5 MHz, divided by 16	
Machine clock cycle time*2 (minimum	tmclk	_	80		16000	ns	When the main CR clock is used Min: F <sub>SP</sub> = 12.5 MHz Max: F <sub>SP</sub> = 1 MHz, divided by 16		
instruction execution time)	IMCLK		61	_	976.5	μs	When the sub-oscillation clock is used Min: F <sub>SPL</sub> = 16.384 kHz, no division Max: F <sub>SPL</sub> = 16.384 kHz, divided by 16		
			20		320	μs	When the sub-CR clock is used Min: F <sub>SPL</sub> = 50 kHz, no division Max: F <sub>SPL</sub> = 50 kHz, divided by 16		
	Fмp		0.031	_	16.25	MHz	When the main oscillation clock is used		
Machine clock	I MP		0.0625	_	12.5	MHz	When the main CR clock is used		
frequency		_	1.024	_	16.384	kHz	When the sub-oscillation clock is used		
,	FMPL		3.125	_	50	kHz	When the sub-CR clock is used FCRL = 100 kHz		

<sup>\*1:</sup> This is the clock before it is divided according to the division ratio set by the machine clock divide ratio select bits (SYCC:DIV1, DIV0). This source clock is divided to become a machine clock according to the divide ratio set by the machine clock divide ratio select bits (SYCC:DIV1, DIV0). In addition, a source clock can be selected from the following.

- Main clock divided by 2
- Main CR clock
- Subclock divided by 2
- Sub-CR clock divided by 2
- \*2: This is the operating clock of the microcontroller. A machine clock can be selected from the following.
  - Source clock (no division)
  - Source clock divided by 4
  - Source clock divided by 8
  - Source clock divided by 16






#### (3) External Reset

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

Parameter	Symbol	Value		Unit	Remarks	
Parameter	Syllibol	Min	Max	Oilit	nemarks	
		2 tmcLK*1	_	ns	In normal operation	
RST "L" level pulse width	<b>t</b> RSTL	Oscillation time of the oscillator*2 + 100	_	μs	In stop mode, subclock mode, subsleep mode, watch mode, and power-on	
		100	_	μs	In time-base timer mode	

<sup>\*1:</sup> See "(2) Source Clock/Machine Clock" for tmclk.


<sup>\*2:</sup> The oscillation time of an oscillator is the time for it to reach 90% of its amplitude. The crystal oscillator has an oscillation time of between several ms and tens of ms. The ceramic oscillator has an oscillation time of between hundreds of µs and several ms. The external clock has an oscillation time of 0 ms. The CR oscillator clock has an oscillation time of between several µs and several ms.




#### (4) Power-on Reset

 $(Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

Parameter	Symbol	Condition	Va	lue	Unit	Remarks	
raiailletei	Syllibol	Condition	Min Max		Oille	nemarks	
Power supply rising time	<b>t</b> R	_	_	50	ms		
Power supply cutoff time	toff	_	1	_	ms	Wait time until power-on	



Note: A sudden change of power supply voltage may activate the power-on reset function. When changing the power supply voltage during the operation, set the slope of rising to a value below within 30 mV/ms as shown below.




### (5) Peripheral Input Timing

(Vcc =  $5.0 \text{ V} \pm 10\%$ , Vss = 0.0 V, Ta =  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Va	Unit	
Farameter	Syllibol	Fill flame	Min	Max	Oilit
Peripheral input "H" pulse width	tılıн	INT00 to INT07, EC0, EC1,TI1,	2 <b>t</b> mclk*	_	ns
Peripheral input "L" pulse width	tıнıL	TRG1	2 <b>t</b> mclk*		ns

<sup>\*:</sup> See "(2) Source Clock/Machine Clock" for tmclk.



#### (6) LIN-UART Timing

Sampling is executed at the rising edge of the sampling  $clock^{*1}$ , and serial clock delay is disabled\*2. (ESCR register: SCES bit = 0, ECCR register: SCDE bit = 0)


 $(Vcc = 5.0 V \pm 10\%, AVss = Vss = 0.0 V, TA = -40°C to +85°C)$ 


Parameter	Symbol	Pin name	Condition	Va	lue	Unit
Parameter	Syllibol	Fili lialile	Condition	Min	Max	Oilit
Serial clock cycle time	tscyc	SCK		<b>5 t</b> мськ* <sup>3</sup>	_	ns
$SCK \downarrow \to SOT$ delay time	tsLovi	SCK, SOT	Internal clock operation output pin:	-95	+95	ns
Valid SIN $\rightarrow$ SCK ↑	<b>t</b> ıvsнı	SCK, SIN	C <sub>L</sub> = 80 pF + 1 TTL	tмськ*3 + 190	_	ns
$SCK \uparrow \to valid \; SIN \; hold \; time$	<b>t</b> shixi	SCK, SIN		0	_	ns
Serial clock "L" pulse width	<b>t</b> slsh	SCK		3 tмськ*3 — tr	_	ns
Serial clock "H" pulse width	<b>t</b> shsl	SCK		tмськ*3 + 95	_	ns
$SCK \downarrow \to SOT$ delay time	<b>t</b> slove	SCK, SOT	External clock	_	2 tmcLK*3 + 95	ns
Valid SIN $\rightarrow$ SCK $↑$	tivshe	SCK, SIN	operation output pin:	190	_	ns
$SCK \uparrow \to valid \; SIN \; hold \; time$	tshixe	SCK, SIN	C∟ = 80 pF + 1 TTL	tмськ*3 + 95	_	ns
SCK fall time	t⊧	SCK		_	10	ns
SCK rise time	t⊓	SCK		_	10	ns

<sup>\*1:</sup> There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

<sup>\*2:</sup> The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

<sup>\*3:</sup> See "(2) Source Clock/Machine Clock" for tmclk.





Sampling is executed at the falling edge of the sampling  $clock^{*1}$ , and serial clock delay is disabled\*2. (ESCR register: SCES bit = 1, ECCR register: SCDE bit = 0)


 $(Vcc = 5.0 V\pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 


Parameter	Symbol	Pin name	Condition	Va	lue	Unit
Faranielei	Syllibol	Fili lialile	Condition	Min	Max	Oilit
Serial clock cycle time	tscyc	SCK		<b>5 t</b> мськ* <sup>3</sup>	_	ns
$SCK \uparrow \rightarrow SOT$ delay time	<b>t</b> shovi	SCK, SOT	Internal clock operation output pin:	<b>-95</b>	+95	ns
Valid SIN → SCK $\downarrow$	tıvslı	SCK, SIN	C <sub>L</sub> = 80 pF + 1 TTL	tмськ*3 + 190	_	ns
$SCK \downarrow \rightarrow valid SIN hold time$	tslixi	SCK, SIN		0	_	ns
Serial clock "H" pulse width	<b>t</b> shsl	SCK		3 tмськ*3 — tr	_	ns
Serial clock "L" pulse width	<b>t</b> slsh	SCK		tмськ*3 + 95	_	ns
$SCK \uparrow \rightarrow SOT$ delay time	<b>t</b> shove	SCK, SOT	External clock	_	2 tmclk*3 + 95	ns
Valid SIN → SCK $\downarrow$	tivsle	SCK, SIN	operation output pin:	190	_	ns
$SCK \downarrow \to valid \; SIN \; hold \; time$	tslixe	SCK, SIN	C∟ = 80 pF + 1 TTL	tмськ*3 + 95	_	ns
SCK fall time	t⊧	SCK		_	10	ns
SCK rise time	t⊓	SCK		_	10	ns

<sup>\*1:</sup> There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

<sup>\*2:</sup> The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

<sup>\*3:</sup> See "(2) Source Clock/Machine Clock" for tmclk.






Sampling is executed at the rising edge of the sampling  $clock^{*1}$ , and serial clock delay is enabled  $clock^{*2}$ . (ESCR register: SCES bit = 0, ECCR register: SCDE bit = 1)

 $(Vcc = 5.0 V\pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

Parameter	Symbol	Pin name	Condition	Val	Unit		
Parameter	Symbol	Pili liaille	Condition	Min	Max	Oilit	
Serial clock cycle time	tscyc	SCK		5 tмськ* <sup>3</sup>	_	ns	
$SCK \uparrow \to SOT$ delay time	<b>t</b> shovi	SCK, SOT	Internal clock	-95	+95	ns	
Valid SIN $\rightarrow$ SCK $\downarrow$	tıvslı	SCK, SIN	operation output pin:	tмськ*3 + 190	_	ns	
$SCK \downarrow \to valid \; SIN \; hold \; time$	tslixi	SCK, SIN	C∟ = 80 pF + 1 TTL	0	_	ns	
$SOT \rightarrow SCK \downarrow delay time$	tsovli	SCK, SOT		_	4 tmclk*3	ns	

<sup>\*1:</sup> There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

<sup>\*3:</sup> See "(2) Source Clock/Machine Clock" for tmclk.



<sup>\*2:</sup> The serial clock delay function is a function that delays the output signal of the serial clock for half clock.


Sampling is executed at the falling edge of the sampling  $clock^{*1}$ , and serial clock delay is enabled\*2. (ESCR register: SCES bit = 1, ECCR register: SCDE bit = 1)

 $(Vcc = 5.0 V\pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

Parameter	Symbol	Pin name	Condition	Val	Unit		
Faranteter	Syllibol	Fili lialile	Condition	Min	Max		
Serial clock cycle time	tscyc	SCK		5 <b>t</b> мськ* <sup>3</sup>	_	ns	
$SCK \downarrow \to SOT$ delay time	tslovi	SCK, SOT	Internal clock	-95	+95	ns	
Valid SIN $\rightarrow$ SCK ↑	tıvsнı	SCK, SIN	operation output pin:	tмськ*3 + 190	_	ns	
$SCK \uparrow \to valid \; SIN \; hold \; time$	<b>t</b> shixi	SCK, SIN	C∟ = 80 pF + 1 TTL	0	_	ns	
$SOT \to SCK \uparrow delay time$	tsovні	SCK, SOT		_	4 tмськ*3	ns	

<sup>\*1:</sup> There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

<sup>\*3:</sup> See "(2) Source Clock/Machine Clock" for tmclk.




<sup>\*2:</sup> The serial clock delay function is a function that delays the output signal of the serial clock for half clock.

### (7) Low-voltage Detection

(Vss = 0.0 V,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol		Value		Unit	Remarks
Parameter	Symbol	Min	Тур	Max	Oilit	nemarks
Release voltage	$V_{DL+}$	2.52	2.7	2.88	V	At power supply rise
Detection voltage	V <sub>DL</sub> -	2.42	2.6	2.78	V	At power supply fall
Hysteresis width	V <sub>HYS</sub>	70	100		mV	
Power supply start voltage	V <sub>off</sub>	_	_	2.3	V	
Power supply end voltage	Von	4.9	_	_	V	
Power supply voltage change time (at power supply rise)	<b>t</b> r	3000	_	_	μs	Slope of power supply that the reset release signal generates within the rating (VDL+)
Power supply voltage change time (at power supply fall)	<b>t</b> f	300	_	_	μs	Slope of power supply that the reset detection signal generates within the rating (VDL-)
Reset release delay time	<b>t</b> d1	_	_	300	μs	
Reset detection delay time	<b>t</b> d2		_	20	μs	




#### (8) I<sup>2</sup>C Timing

 $(Vcc = 5.0 V\pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

				Value				
Parameter	Symbol	Pin name	Condition	Standard- mode		Fast-mode		Unit
				Min	Max	Min	Max	
SCL clock frequency	fscL	SCL		0	100	0	400	kHz
(Repeated) START condition hold time SDA $\downarrow \to SCL\ \downarrow$	<b>t</b> hd;sta	SCL, SDA		4.0	_	0.6	_	μs
SCL clock "L" width	tLOW	SCL		4.7	_	1.3	_	μs
SCL clock "H" width	<b>t</b> HIGH	SCL		4.0	_	0.6	_	μs
(Repeated) START condition setup time SCL $\uparrow \rightarrow$ SDA $\downarrow$	tsu;sta	SCL, SDA	$R = 1.7 \text{ k}\Omega$	4.7	_	0.6	_	μs
Data hold time SCL $\downarrow \rightarrow$ SDA $\downarrow \uparrow$	thd;dat	SCL, SDA	C = 50 pF*1	0	3.45*2	0	0.9*3	μs
Data setup time SDA $\downarrow\uparrow\to$ SCL $\uparrow$	tsu;dat	SCL, SDA		0.25		0.1		μs
STOP condition setup time SCL $\uparrow \rightarrow$ SDA $\uparrow$	<b>t</b> su;sто	SCL, SDA		4	_	0.6	_	μs
Bus free time between STOP condition and START condition	<b>t</b> BUF	SCL, SDA		4.7	_	1.3	_	μs

<sup>\*1:</sup> R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.

<sup>\*3:</sup> A Fast-mode  $I^2C$ -bus device can be used in a Standard-mode  $I^2C$ -bus system, provided that the condition of  $t_{SU;DAT} \ge 250$  ns is fulfilled.



<sup>\*2:</sup> The maximum thd;DAT in the Standard-mode is applicable only when the time during which the device is holding the SCL signal at "L" (tLow) does not extend.

(Vcc = 5.0 V±10%, AVss = Vss = 0.0 V, TA =  $-40^{\circ}$ C to  $+85^{\circ}$ C)

Davamatav	Sym-	Pin	Condition	Valu	ue*²	I I m i i	Damauka
Parameter	bol	name	Condition	Min	Max	Unit	Remarks
SCL clock "L" width	tLOW	SCL		(2 + nm/2)tmclk - 20	_	ns	Master mode
SCL clock "H" width	<b>t</b> HIGH	SCL		(nm/2)tмськ — 20	(nm/2)t <sub>MCLK</sub> + 20	ns	Master mode
START condition hold time	thd;sta	SCL, SDA		(-1 + nm/2)tмсLк - 20	(-1 + nm)tмсLк + 20	ns	Master mode Maximum value is applied when m, n = 1, 8. Otherwise, the minimum value is applied.
STOP condition setup time	<b>t</b> su;sто	SCL, SDA		(1 + nm/2)tмсLк — 20	(1 + nm/2)tмсLк + 20	ns	Master mode
START condition setup time	tsu;sta	SCL, SDA		(1 + nm/2)tмсLк – 20	(1 + nm/2)tмсLк + 20	ns	Master mode
Bus free time between STOP condition and START condition	tBUF	SCL, SDA	$R = 1.7 kΩ$ , $C = 50 pF^{*1}$	(2 nm + 4)t <sub>MCLK</sub> - 20		ns	
Data hold time	thd;dat	SCL, SDA		3 tmclk - 20	_	ns	Master mode
Data setup time	<b>t</b> su;dat	SCL, SDA		(-2 + nm/2)tмсLк - 20	(-1 + nm/2)tмськ + 20	ns	Master mode When assuming that "L" of SCL is not extended, the minimum value is applied to first bit of continuous data. Otherwise, the maximum value is applied.
Setup time between clearing inter- rupt and SCL rising	tsu;int	SCL		(nm/2)tmclk — 20	(1 + nm/2)tмсLк + 20	ns	Minimum value is applied to interrupt at 9th SCL↓. Maximum value is applied to the interrupt at the 8th SCL↓.

#### (Continued)

 $(Vcc = 5.0 V\pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

Parameter	Sym-	Pin	Condition	Valu	ue*²	Unit	Remarks		
Parameter	bol	name	Condition	Min	Max	Oilit	nemarks		
SCL clock "L" width	tLOW	SCL	$R = 1.7 kΩ,$ $C = 50 pF^{*1}$			4 tмськ — 20	_	ns	At reception
SCL clock "H" width	tніgн	SCL			4 tmcLK - 20	_	ns	At reception	
START condition detection	thd;sta	SCL, SDA				2 tmcLK - 20	1	ns	Not detected when 1 tmclk is used at reception
STOP condition detection	tsu;sто	SCL, SDA		2 tmcLK - 20	1	ns	Not detected when 1 tmclk is used at reception		
RESTART condition detection condition	tsu;sta	SCL, SDA		2 tmcLK - 20		ns	Not detected when 1 tmclk is used at reception		
Bus free time	<b>t</b> BUF	SCL, SDA		2 tмськ — 20	_	ns	At reception		
Data hold time	thd;dat	SCL, SDA		2 tmcLK - 20	_	ns	At slave transmission mode		
Data setup time	<b>t</b> su;dat	SCL, SDA		tLow - 3 tMCLK - 20	1	ns	At slave transmission mode		
Data hold time	<b>t</b> hd;dat	SCL, SDA		0	1	ns	At reception		
Data setup time	tsu;dat	SCL, SDA		tмсLк — 20		ns	At reception		
$\begin{array}{c} SDA \!\!\downarrow \to SCL \!\!\uparrow \\ (at wakeup function) \end{array}$	<b>t</b> wakeup	SCL, SDA		Oscillation stabilization wait time +2 tmclk – 20		ns			

<sup>\*1:</sup> R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.

- m represents the CS4 bit and CS3 bit (bit4 and bit3) in the I2C clock control register (ICCR0).
- n represents the CS2 bit to CS0 bit (bit2 to bit0) in the I2C clock control register (ICCR0).
- The actual timing of I<sup>2</sup>C is determined by the values of m and n set by the machine clock (tmclk) and the CS4 to CS0 bits in the ICCR0 register.
- Standard-mode:

m and n can be set to values in the following range:  $0.9~\text{MHz} < t_{\text{MCLK}}$  (machine clock) < 10~MHz.

The usable frequencies of the machine clock are determined by the settings of m and n as shown below.

 $\begin{array}{ll} (m,\,n) = (1,\,8) & : 0.9 \; \text{MHz} < t_{\text{MCLK}} \leq 1 \; \text{MHz} \\ (m,\,n) = (1,\,22),\,(5,\,4),\,(6,\,4),\,(7,\,4),\,(8,\,4) & : 0.9 \; \text{MHz} < t_{\text{MCLK}} \leq 2 \; \text{MHz} \end{array}$ 

(m, n) = (1, 38), (5, 8), (6, 8), (7, 8), (8, 8) :  $0.9 \text{ MHz} < t_{MCLK} \le 4 \text{ MHz}$  (m, n) = (1, 98) :  $0.9 \text{ MHz} < t_{MCLK} \le 10 \text{ MHz}$ 

· Fast-mode:

m and n can be set to values in the following range: 3.3 MHz < tmck (machine clock) < 10 MHz.

The usable frequencies of the machine clock are determined by the settings of m and n as shown below.

 $\begin{array}{ll} (m,\,n) = (1,\,8) & : 3.3 \; \text{MHz} < t_{\text{MCLK}} \le 4 \; \text{MHz} \\ (m,\,n) = (1,\,22),\,(5,\,4) & : 3.3 \; \text{MHz} < t_{\text{MCLK}} \le 8 \; \text{MHz} \\ (m,\,n) = (6,\,4) & : 3.3 \; \text{MHz} < t_{\text{MCLK}} \le 10 \; \text{MHz} \end{array}$ 


<sup>\*2: •</sup> See "(2) Source Clock/Machine Clock" for tmclk.


#### (9) UART/SIO, Serial I/O Timing

 $(Vcc = 5.0 V\pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

Parameter	Symbol	Pin name	Condition	Va	Unit	
raidilletei	Symbol	Finitianie	Condition	Min	Max	
Serial clock cycle time	tscyc	UCK0		4 <b>t</b> mclk*	_	ns
$UCK \downarrow \to UO$ time	tslov	UCK0, UO0	Internal clock	-190	+190	ns
Valid UI → UCK ↑	tıvsн	UCK0, UI0	operation	2 <b>t</b> мськ*	_	ns
$UCK \uparrow \rightarrow valid \; UI \; hold \; time$	tsнıx	UCK, UI0		2 tmclk*	_	ns
Serial clock "H" pulse width	<b>t</b> shsl	UCK0		4 tmclk*	_	ns
Serial clock "L" pulse width	<b>t</b> slsh	UCK0	]	4 tmclk*	_	ns
$UCK \downarrow \to UO$ time	tsLov	UCK0, UO0	External clock operation	_	190	ns
Valid UI → UCK ↑	tıvsн	UCK0, UI0		2 tmclk*	_	ns
$UCK \uparrow \rightarrow valid \; UI \; hold \; time$	tsнıx	UCK0, UI0		2 tmclk*	_	ns

\*: See "(2) Source Clock/Machine Clock" for tmclk.






### (10) MPG Input Timing

 $(Vcc = 5.0 V \pm 10\%, AVss = Vss = 0.0 V, TA = -40°C to +85°C)$ 

Parameter	Symbol	Pin name Condition	Value		Unit	Remarks	
raiailletei	Symbol		Condition	Min	Max	Oiiit	Heiliaiks
Input pulse width	tтıwн tтıwL	SNI0 to SNI2, DTTI	_	4 tмськ	_	ns	



### 5. A/D Converter

### (1) A/D Converter Electrical Characteristics


(Vcc = 4.0 V to 5.5 V, Vss = 0.0 V, T<sub>A</sub> =  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ )


Doromotor	Cumbal	Value				Domostro	
Parameter	Symbol	Min	Тур	Max	Unit	Remarks	
Resolution		_	_	10	bit		
Total error		-3	_	+3	LSB		
Linearity error	<u> </u>	-2.5	_	+2.5	LSB		
Differential linear error		-1.9	_	+1.9	LSB		
Zero transition voltage	Vот	Vss – 1.5 LSB	Vss + 0.5 LSB	Vss + 2.5 LSB	٧		
Full-scale transition voltage	V <sub>FST</sub>	Vcc – 4.5 LSB	Vcc – 2 LSB	Vcc + 0.5 LSB	٧		
Compare time	_	0.9	_	16500	μs	4.5 V ≤ Vcc ≤ 5.5 V	
		1.8	_	16500	μs	4.0 V ≤ Vcc < 4.5 V	
Sampling time		0.6	_	∞	μs	$4.5~V \le V_{\text{CC}} \le 5.5~V,$ with external impedance < $5.4~\text{k}\Omega$	
Sampling time		1.2	_	∞	μs	$\begin{array}{l} 4.0 \text{ V} \leq \text{V}_{\text{CC}} < 4.5 \text{ V}, \\ \text{with external} \\ \text{impedance} < 2.4 \text{ k}\Omega \end{array}$	
Analog input current	lain	-0.3	_	+0.3	μΑ		
Analog input voltage	Vain	Vss	_	Vcc	٧		

#### (2) Notes on Using the A/D Converter

#### • External impedance of analog input and its sampling time

• The A/D converter has a sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the capacitor of the internal sample and hold circuit is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, considering the relationship between the external impedance and minimum sampling time, either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. In addition, if sufficient sampling time cannot be secured, connect a capacitor of about 0.1 µF to the analog input pin.





#### • A/D conversion error

As IVcc-VssI decreases, the A/D conversion error increases proportionately.

#### (3) Definitions of A/D Converter Terms

Resolution

It indicates the level of analog variation that can be distinguished by the A/D converter.

When the number of bits is 10, analog voltage can be divided into  $2^{10} = 1024$ .

• Linearity error (unit: LSB)

It indicates how much an actual conversion value deviates from the straight line connecting the zero transition point ("00 0000 0000"  $\leftarrow$   $\rightarrow$  "00 0000 0001") of a device to


the full-scale transition point ("11 1111 1111"  $\leftarrow$   $\rightarrow$  "11 1111 1110") of the same device.


• Differential linear error (unit: LSB)

It indicates how much the input voltage required to change the output code by 1 LSB deviates from an ideal value.

Total error (unit: LSB)

It indicates the difference between an actual value and a theoretical value. The error can be caused by a zero transition error, a full-scale transition errors, a linearity error, a quantum error, or noise.





### 6. Flash Memory Write/Erase Characteristics

Davamatav	Value			11	<b>D</b> ama da	
Parameter	Min	Тур	Max	Unit	Remarks	
Sector erase time (2 Kbyte sector)	_	0.2*1	0.5*2	s	The time of writing 00 <sub>H</sub> prior to erasure is excluded.	
Sector erase time (16 Kbyte sector)	_	0.5*1	7.5*2	s	The time of writing 00 <sub>H</sub> prior to erasure is excluded.	
Byte writing time	_	21	6100*2	μs	System-level overhead is excluded.	
Erase/write cycle	100000	_	_	cycle		
Power supply voltage at erase/ write	3.0	_	5.5	V		
Flash memory data retention time	20*3	_	_	year	Average T <sub>A</sub> = +85°C	

<sup>\*1:</sup>  $T_A = +25$ °C,  $V_{CC} = 5.0 \text{ V}$ , 100000 cycles

<sup>\*2:</sup>  $T_A = +85$ °C,  $V_{CC} = 3.0$  V, 100000 cycles


<sup>\*3:</sup> This value is converted from the result of a technology reliability assessment. (The value is converted from the result of a high temperature accelerated test using the Arrhenius equation with the average temperature being +85°C).

#### **■ SAMPLE CHARACTERISTICS**


• Power supply current temperature characteristics

Icc - Vcc


 $T_A = +25^{\circ}C$ ,  $F_{MP} = 2, 4, 8, 10, 16 MHz$  (divided by 2) Main clock mode with the external clock operating



 $T_A = +25^{\circ}C$ ,  $F_{MP} = 2, 4, 8, 10, 16 MHz$  (divided by 2) Main sleep mode with the external clock operating




 $T_A = +25^{\circ}C$ ,  $F_{MPL} = 16$  kHz (divided by 2) Subclock mode with the external clock operating




Icc - Ta Vcc = 5.5 V,  $F_{MP} = 10$ , 16 MHz (divided by 2)

Main clock mode with the external clock operating





Iccs - Ta

 $Vcc = 5.5 \text{ V}, F_{MP} = 10, 16 \text{ MHz} \text{ (divided by 2)}$ Main sleep mode with the external clock operating





 $V_{CC} = 5.5 \text{ V}$ ,  $F_{MPL} = 16 \text{ kHz}$  (divided by 2) Subclock mode with the external clock operating






#### (Continued)






 $I_{\text{CCMCR}}-V_{\text{CC}}$ 


 $T_A = +25^{\circ}C$ ,  $F_{MP} = 1$ , 8, 10, 12.5 MHz (no division) Main clock mode with the main CR clock operating



 $T_A = +25$ °C,  $F_{MPL} = 50$  kHz (divided by 2)




# $I_{CCH} - T_A$ $V_{CC} = 5.5 \text{ V}, \ F_{MPL} = (stop)$ Substop mode with the external clock stopping




 $I_{\text{CCMCR}}-T_{\text{A}}$ 


Ta[°C]


 $V_{CC} = 5.5 \text{ V}$ ,  $F_{MP} = 1$ , 8, 10, 12.5 MHz (no division) Main clock mode with the main CR clock operating





 $V_{\text{CC}} = 5.5 \text{ V}, F_{\text{MPL}} = 50 \text{ kHz}$  (divided by 2) Subclock mode with the sub-CR clock operating












### **■ MASK OPTIONS**


No.	Part Number	MB95F394H MB95F396H MB95F398H	MB95F394K MB95F396K MB95F398K		
	Selectable/Fixed	Fixed			
1	Low-voltage detection reset	Without low-voltage detection reset	With low-voltage detection reset		
2	Reset	With dedicated reset input	Without dedicated reset input		

### **■ ORDERING INFORMATION**


Part Number	Package
MB95F394HPMC-G-SNE2 MB95F394KPMC-G-SNE2 MB95F396HPMC-G-SNE2 MB95F396KPMC-G-SNE2 MB95F398HPMC-G-SNE2 MB95F398KPMC-G-SNE2	48-pin plastic LQFP (FPT-48P-M49)
MB95F394HPMC1-G-SNE2 MB95F394KPMC1-G-SNE2 MB95F396HPMC1-G-SNE2 MB95F396KPMC1-G-SNE2 MB95F398HPMC1-G-SNE2 MB95F398KPMC1-G-SNE2	52-pin plastic LQFP (FPT-52P-M02)
MB95F394HWQN-G-SNE1 MB95F394HWQN-G-SNERE1 MB95F394KWQN-G-SNERE1 MB95F394KWQN-G-SNERE1 MB95F396HWQN-G-SNERE1 MB95F396HWQN-G-SNERE1 MB95F396KWQN-G-SNERE1 MB95F398HWQN-G-SNERE1 MB95F398HWQN-G-SNERE1 MB95F398KWQN-G-SNERE1 MB95F398KWQN-G-SNERE1 MB95F398KWQN-G-SNERE1	48-pin plastic QFN (LCC-48P-M11)


#### **■ PACKAGE DIMENSION**






Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/






Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

#### (Continued)







Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

### **■ MAJOR CHANGES IN THIS EDITION**

Page	Section	Details
1	■ FEATURES	Changed the main CR clock oscillation accuracy. $\pm 2\% \rightarrow \pm 2\%$ or $\pm 2.5\%$
		Added a remark about the main CR clock accuracy.
4	■ PRODUCT LINE-UP	Added FPT-52P-M02.
5	■ PACKAGES AND CORRESPONDING PRODUCTS	Added FPT-52P-M02.
6	■ DIFFERENCES AMONG PRODUCTS AND NOTES ON PRODUCT SELECTION	Added a reference for the connection method in "• On-chip debug function".
8	■ PIN ASSIGNMENT	Added the pin assignment diagram of FPT-52P-M02.
10 to 13	■ PIN FUNCTIONS	Added the pin numbers of FPT-52P-M02.
34	■ ELECTRICAL CHARACTERISTICS 4. AC Characteristics (1) Clock Timing	Changed the values of clock frequency (FCRH).  Added conditions related to the LQFP package and the QFN package for the values of clock frequency (FCRH).  Added footnotes *2 and *3.
58 to 63	■ SAMPLE CHARACTERISTICS	Added "■ SAMPLE CHARACTERISTICS".
65	■ ORDERING INFORMATION	Added the part numbers of FPT-52P-M02.
67	■ PACKAGE DIMENSION	Added the package diagram of FPT-52P-M02.

The vertical lines marked on the left side of the page indicate the changes.





### **FUJITSU SEMICONDUCTOR LIMITED**

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/

For further information please contact:

#### North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://us.fujitsu.com/micro/

#### **Europe**

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

#### Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

#### **Asia Pacific**

FUJITSU SEMICONDUCTOR ASIA PTE. LTD.
151 Lorong Chuan,
#05-08 New Tech Park 556741 Singapore
Tel: +65-6281-0770 Fax: +65-6281-0220
http://www.fujitsu.com/sg/services/micro/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China
Tel: +86-21-6146-3688 Fax: +86-21-6335-1605
http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: +852-2377-0226 Fax: +852-2376-3269 http://cn.fujitsu.com/fsp/

Specifications are subject to change without notice. For further information please contact each office.

#### All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department