

RENESAS MCU

R01DS0157EJ0002 Rev.0.02 2012.09.28

Integrated LCD controller/driver, True Low Power Platform (as low as 75 μ A/MHz, and 0.64 μ A for RTC + LVD), 1.6 V to 5.5 V operation, 8 to 32 Kbyte Flash, 31 DMIPS at 24 MHz, for All LCD Based Applications

1. OUTLINE

1.1 Features

Ultra-Low Power Technology

- 1.6 V to 5.5 V operation from a single supply
- Stop (RAM retained): 0.23 μA, (LVD enabled): 0.31 μA
- Halt (RTC + LVD): 0.64 μA
- Supports snooze
- Operating: 75 μA/MHz
- LCD operating current (Capacitor split method): 0.12
 uA
- LCD operating current (Internal voltage boost method): 1.0 μA

16-bit RL78 CPU Core

- Delivers 31 DMIPS at maximum operating frequency of 24 MHz
- Instruction Execution: 86% of instructions can be executed in 1 to 2 clock cycles
- CISC Architecture (Harvard) with 3-stage pipeline
- Multiply Signed & Unsigned: 16 x 16 to 32-bit result in 1 clock cycle
- MAC: 16 x 16 to 32-bit result in 2 clock cycles
- 16-bit barrel shifter for shift & rotate in 1 clock cycle
- 1-wire on-chip debug function

Code Flash Memory

- Density: 8 KB to 32 KB
- Block size: 1 KB
- On-chip single voltage flash memory with protection from block erase/writing
- Self-programming with secure boot swap function and flash shield window function

Data Flash Memory

- Data flash with background operation
- Data flash size: 2 KB size
- Erase cycles: 1 Million (typ.)
- Erase/programming voltage: 1.8 V to 5.5 V

RΔM

- 1 KB and 1.5 KB size options
- Supports operands or instructions
- Back-up retention in all modes

High-speed On-chip Oscillator

- 24 MHz with +/- 1% accuracy over voltage (1.8 V to 5.5 V) and temperature (-20°C to 85°C) <target>
- Pre-configured settings: 24 MHz, 16 MHz, 12 MHz, 8 MHz, 4 MHz & 1 MHz

Reset and Supply Management

- Power-on reset (POR) monitor/generator
- Low voltage detection (LVD) with 14 setting options (Interrupt and/or reset function)

LCD Controller/Driver

- Up to 35 seg x 8 com or 39 seg x 4 com
- Supports capacitor split method, internal voltage boost method and resistance division method
- · Supports waveform types A and B
- Supports LCD contrast adjustment (18 steps)
- Supports LCD blinking

Data Memory Access (DMA) Controller

- Up to 2 fully programmable channels
- Transfer unit: 8- or 16-bit

Multiple Communication Interfaces

- \bullet Up to 1 \times I²C multi-master
- Up to 2 × CSI/SPI (7-, 8-bit)
- Up to 1 × UART (7-, 8-, 9-bit)
- Up to 1 × LIN

Extended-Function Timers

- Multi-function 16-bit timers: Up to 8 channels
- Real-time clock (RTC): 1 channel (full calendar and alarm function with watch correction function)
- Interval Timer: 12-bit, 1 channel
- 15 kHz watchdog timer: 1 channel (window function)

Rich Analog

- \bullet ADC: Up to 10 channels, 10-bit resolution, 2.1 μ s conversion time
- Supports 1.6 V
- Internal voltage reference (1.45 V)
- On-chip temperature sensor

Safety Features (IEC or UL 60730 compliance)

- Flash memory CRC calculation
- RAM parity error check
- RAM write protection
- SFR write protection
- Illegal memory access detection
- Clock frequency detection
- ADC self-test

General Purpose I/O

- 5V tolerant, high-current (up to 20 mA per pin)
- Open-Drain, Internal Pull-up support

Operating Ambient Temperature

• Standard: -40 °C to +85 °C

Package Type and Pin Count

From 7mm x 7mm to 12mm x 12mm QFP: 32, 44, 48, 52, 64 QFN: 64



O ROM, RAM capacities

Flash	Data	RAM			RL78/L12		
ROM	flash		32 pins	44 pins	48 pins	52 pins	64 pins
32 KB	2 KB	1.5 KB ^{Note}	R5F10RBC	R5F10RFC	R5F10RGC	R5F10RJC	R5F10RLC
16 KB	2 KB	1 KB ^{Note}	R5F10RBA	R5F10RFA	R5F10RGA	R5F10RJA	R5F10RLA
8KB	2 KB	1 KB ^{Note}	R5F10RB8	R5F10RF8	R5F10RG8	R5F10RJ8	-

Note In the case of the 1 KB, and 1.5 KB, this is 630 bytes when the self-programming function and data flash function is used.

Remark The functions mounted depend on the product. See 1.6 Outline of Functions.

1.2 Ordering Information


• Flash memory version (lead-free product)

Pin count	Package	Part Number
32 pins	32-pin plastic LQFP (7 × 7)	R5F10RB8AFP, R5F10RBAAFP, R5F10RBCAFP
44 pins	44-pin plastic LQFP (10 × 10)	R5F10RF8AFP, R5F10RFAAFP, R5F10RFCAFP
48 pins	48-pin plastic LQFP	R5F10RG8AFB, R5F10RGAAFB, R5F10RGCAFB
	(fine pitch) (7×7)	
52 pins	52-pin plastic LQFP (10 × 10)	R5F10RJ8AFA, R5F10RJAAFA, R5F10RJCAFA
64 pins	64-pin plastic WQFN (8 × 8)	R5F10RLAANB, R5F10RLCANB
	64-pin plastic LQFP (fine pitch)	R5F10RLAAFB, R5F10RLCAFB
	(10 × 10)	
	4-pin plastic LQFP (12 × 12)	R5F10RLAAFA, R5F10RLCAFA

Pin Configuration (Top View)

1.3.1 32-pin products

• 32-pin plastic LQFP (7 × 7)




Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

- Remarks 1. For pin identification, see 1.4 Pin Identification.
 - 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

1.3.2 44-pin products

• 44-pin plastic LQFP (10 × 10)




Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

- Remarks 1. For pin identification, see 1.4 Pin Identification.
 - 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

1.3.3 48-pin products


• 48-pin plastic LQFP (fine pitch) (7 × 7)



Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

- Remarks 1. For pin identification, see 1.4 Pin Identification.
 - 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

• 52-pin plastic LQFP (10 × 10)



Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).


- Remarks 1. For pin identification, see 1.4 Pin Identification.
 - 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)



OUTLINE

1.3.5 64-pin products

• 64-pin plastic WQFN (8 × 8)




- Cautions 1. Make EVss pin the same potential as Vss pin.
 - 2. Make VDD pin the same potential as EVDD pin.
 - 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).
- Remarks 1. For pin identification, see 1.4 Pin Identification.
 - 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD} and EV_{DD} pins and connect the Vss and EVss pins to separate ground lines.
 - **3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)



<R>

- 64-pin plastic LQFP (fine pitch) (10 × 10)
- 64-pin plastic LQFP (12 × 12)



- Cautions 1. Make EVss pin the same potential as Vss pin.
 - 2. Make VDD pin the same potential as EVDD pin.
 - 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).
- Remarks 1. For pin identification, see 1.4 Pin Identification.
 - 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD} and EV_{DD} pins and connect the Vss and EVss pins to separate ground lines.
 - 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)



<R>

RL78/L12 1. OUTLINE

1.4 Pin Identification

ANI0, ANI1,		P120 to P127:	Port 12
ANI16 to ANI23:	Analog Input	P130, P137:	Port 13
AVREFM:	Analog Reference	P140 to P147:	Port 14
	Voltage Minus	PCLBUZ0, PCLBUZ1:	Programmable Clock
AVREFP:	Analog Reference		Output/Buzzer Output
	Voltage Plus	REGC:	Regulator Capacitance
CAPH, CAPL:	Capacitor for LCD	RESET:	Reset
COM0 to COM7,		RTC1HZ:	Real-time Clock Correction Clock
COMEXP:	LCD Common Output		(1 Hz) Output
EV _{DD} :	Power Supply for Port	RxD0:	Receive Data
EVss:	Ground for Port	SCK00, SCK01:	Serial Clock Input/Output
EXCLK:	External Clock Input	SCLA0:	Serial Clock Input/Output
	(Main System Clock)	SDAA0:	Serial Data Input/Output
EXCLKS:	External Clock Input	SEG0 to SEG38:	LCD Segment Output
	(Sub System Clock)	SI00, SI01:	Serial Data Input
INTP0 to INTP7:	External Interrupt Input	SO00, SO01:	Serial Data Output
KR0-KR3:	Key Return	TI00 to TI07:	Timer Input
P10 to P17:	Port 1	TO00 to TO07:	Timer Output
P20, P21:	Port 2	TOOL0:	Data Input/Output for Tool
P30 to P32:	Port 3	TOOLRxD, TOOLTxD:	Data Input/Output for External Device

TxD0:

V_{DD}:

Vss:

VL1 to VL4:

X1, X2: Crystal Oscillator (Main System Clock)
XT1, XT2: Crystal Oscillator (Subsystem Clock)

Ground

Transmit Data

Power Supply

LCD Power Supply



P40 to P43:

P50 to P54:

P70 to P74:

P60, P61:

Port 4


Port 5

Port 6

Port 7

1.5 Block Diagram


1.5.1 32-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)


Specifications in this document are tentative and subject to change.

1.5.2 44-pin products




Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

1.5.3 48-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)


1.5.4 52-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

Specifications in this document are tentative and subject to change.

1.5.5 64-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

1.6 Outline of Functions

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

(1/2)

						(1/2)		
	Item	32-pin	44-pin	48-pin	52-pin	64-pin		
		R5F10RBx	R5F10RFx	R5F10RGx	R5F10RJx	R5F10RLx		
Code flash me	emory (KB)	8 to 32	8 to 32	8 to 32	8 to 32	16, 32		
Data flash me	mory (KB)	2	2	2	2	2		
RAM (KB)		1, 1.5 Note 1	1, 1.5 Note 1	1, 1.5 Note 1	1, 1.5 Note 1	1, 1.5 ^{Note 1}		
Memory space	е	1 MB						
Main system clock	High-speed system clock	` ,	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) 1 to 20 MHz: V_{DD} = 2.7 to 5.5 V, 1 to 8 MHz: V_{DD} = 1.8 to 2.7 V, 1 to 4 MHz: V_{DD} = 1.6 to 1.8 V					
	High-speed on-chip oscillator clock	to 16 MHz (VDD	= 2.4 to 5.5 V), L	IHz (V _{DD} = 2.7 to Low-speed opera 1 MHz (V _{DD} = 1.6	ition: 1 to 8 MHz	•		
Subsystem clo	ock	_		cillation , external 'P.): V _{DD} = 1.6 to	-	input (EXCLKS)		
Low-speed on	-chip oscillator clock	Internal oscillati 15 kHz (TYP.):	on V _{DD} = 1.6 to 5.5	V				
General-purpo	ose register	8 bits × 32 registers (8 bits × 8 registers × 4 banks)						
Minimum instr	ruction execution time	0.04167 $μ$ s (High-speed on-chip oscillator clock: f _{IH} = 24 MHz operation)						
		0.05 <i>μ</i> s (High-s	peed system clo	ck: f _M x = 20 MHz	operation)			
		$30.5~\mu s$ (Subsystem clock: fsub = $32.768~kHz$ operation)						
Instruction set		Multiplication	ubtractor/logical n (8 bits × 8 bits)	operation (8/16 b		Boolean		
I/O port	Total	20	29	33	37	47		
	CMOS I/O	15	22	26	30	39		
	CMOS input	3	5	5	5	5		
	CMOS output	_	_	_	-	1		
	N-ch open-drain I/O (EV _{DD} tolerance)	2	2	2	2	2		
Timer	16-bit timer	8 channels	8 channels	(with 1 channel re	emote control ou	tput function)		
	Watchdog timer			1 channel				
	Real-time clock (RTC)			1 channel				
	Interval timer (IT)			1 channel				
	Timer output	4 channels (PWM outputs: 3 Note 2)	5 channels (PWM outputs: 4 Note 2)	6 channels 8 channels (PWM outputs: 7 Not				
	RTC output	_	1	(subsystem clock: fsub = 32.768 kHz or)				

Notes 1. In the case of the 1 KB, and 1.5 KB, this is 630 bytes when the self-programming function and data flash function is used.

2. The number of outputs varies, depending on the setting.





(2/2)

						(2/2)	
Ite	m	32-pin	44-pin	48-pin	52-pin	64-pin	
		R5F10RBx	R5F10RFx	R5F10RGx	R5F10RJx	R5F10RLx	
Clock output/buzze	er output	1			2		
		(Main system	 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fmain = 20 MHz operation) 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 				
		32.768 kHz (Subsystem o	clock: fsuB = 32.70	68 kHz operation	n)		
8/10-bit resolution	A/D converter	4 channels	7 channels	9 channels	10 channels	10 channels	
Serial interface		CSI: 2 chan	nel/UART (LIN-bi	us supported): 1	channel		
I ² C bus		1 channel	1 channel	1 channel	1 channel	1 channel	
LCD controller/driver		Internal voltage division method are swi	boosting method	d, capacitor split	method, and exte	ernal resistance	
Segment sig	gnal output	13	22 (18) Note 1	26 (22) Note 1	30 (26) Note 1	39 (35) Note 1	
Common signal output		4	4 4 (8) Note 1				
Multiplier and divider/multiply-accumulator		 16 bits × 16 bits = 32 bits (Unsigned or signed) 32 bits ÷ 32 bits = 32 bits (Unsigned) 16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed) 					
DMA controller		2 channels					
Vectored interrupt	Internal	23	23	23	23	23	
sources	External	4	6	7	7	9	
Key interrupt				4			
Reset		 Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution Note 2 Internal reset by RAM parity error Internal reset by illegal-memory access 					
Power-on-reset circuit		Power-on-reset: 1.51 ±0.03 V Power-down-reset: 1.50 ±0.03 V					
Voltage detector		1.63 V to 4.06 \	/ (14 stages)				
On-chip debug fur	ction	Provided					
Power supply volta	age	V _{DD} = 1.6 to 5.5	5 V				
Operating ambient	temperature	$T_A = -40 \text{ to } +85$	i °C				

Notes 1. The values in parentheses are the number of signal outputs when 8 com is used.

2. The illegal instruction is generated when instruction code FFH is executed. Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

2. **ELECTRICAL SPECIFICATIONS (TARGET)** <R>

- Cautions 1. These specifications show target values, which may change after device evaluation.
 - 2. The RL78/L12 have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 - 3. The pins mounted are as follows according to product. Refer to 1.3.1 32-pin products to 1.3.5 64-pin products.



ELECTRICAL SPECIFICATIONS (TARGET)

Caution The pins mounted depend on the product. Refer to 1.3.1 32-pin products to 1.3.5 64-pin products.

Specifications in this document are tentative and subject to change.

2.1 Absolute Maximum Ratings

Absolute Maximum Ratings ($T_A = 25^{\circ}C$) (1/3)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	V _{DD}	V _{DD} = EV _{DD}	-0.5 to +6.5	٧
	EV _{DD}	$V_{DD} = EV_{DD}$	-0.5 to +6.5	٧
	Vss		-0.5 to +0.3	٧
	EVss		-0.5 to +0.3	٧
REGC pin input voltage	VIREGC	REGC	$-0.3 \text{ to } +2.8$ and $-0.3 \text{ to V}_{DD} +0.3^{\text{Note 1}}$	٧
Input voltage	V ₁₁	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147	-0.3 to EV _{DD} +0.3 and -0.3 to V _{DD} +0.3 $^{\text{Note 2}}$	٧
	V ₁₂	P60, P61 (N-ch open-drain)	-0.3 to EV _{DD} +0.3 and -0.3 to V _{DD} +0.3 ^{Note 2}	V
	Vı3	P20, P21, P121 to P124, P137, EXCLK, EXCLKS, RESET	-0.3 to V _{DD} +0.3 ^{Note 2}	٧
Output voltage	Vo ₁	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P130, P140 to P147	-0.3 to EV _{DD} +0.3 and -0.3 to V _{DD} +0.3 ^{Note 2}	V
	V _{O2}	P20, P21	-0.3 to V _{DD} +0.3	V
Analog input voltage	VAI1	ANI16 to ANI23	-0.3 to EV _{DD} +0.3 and -0.3 to AV _{REFP} +0.3 ^{Note 2}	V
	V _{Al2}	ANIO, ANI1	-0.3 to V _{DD} +0.3 and -0.3 to AV _{REFP} +0.3 ^{Note 2}	V

Notes 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

2. Must be 6.5 V or lower.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



Absolute Maximum Ratings ($T_A = 25^{\circ}C$) (2/3)

Parameter	Symbols		Conditions		Ratings	Unit
LCD voltage	V _{LI1}	V _{L1} input voltage	lote 1		-0.3 to +V _{LI2}	V
	V _{LI2}	VL2 input voltage	lote 1		VLI1 to VLI3 Note 2	V
	VLI3	VL3 input voltage	lote 1		V _{LI2} to V _{LI4}	V
	V _{LI4}	VL4 input voltage	lote 1		V _{LI3} ^{Note 3} to +6.5	V
	V _{LI5}	CAPL, CAPH inp	ut voltage ^{Note 1}		-0.3 to +6.5	V
	V _{LO1}	V _{L1} output voltage	e		-0.3 to +VLO2	V
	V _{LO2}	VL2 output voltage	9		VLO1 to VLO3 Note 4	V
	V _{LO3}	VL3 output voltage	е		VLO2 to VLO4	V
	V _{LO4}	V _{L4} output voltage			VLO3 ^{Note 5} to +6.5	V
	V _{LO5}	CAPL, CAPH output voltage			-0.3 to +6.5	V
	VLO6	COM0 to COM7, SEG0 to SEG38, COMEXP output voltage		When other than a memory-type liquid crystal waveform is used	-0.3 to V _{DD} +0.3 ^{Note 6}	>
				When a memory-type liquid crystal waveform is used	-0.3 to V _{LI4} +0.3 ^{Note 6}	V
			Capacitor split m	ethod	-0.3 to V _{DD} +0.3 ^{Note 6}	V
			Internal voltage b	poosting method	-0.3 to V _{LI4} +0.3 ^{Note 6}	V

- Notes 1. This value only indicates the absolute maximum ratings when applying voltage to the VL1, VL2, VL3, and VL4 pins; it does not mean that applying voltage to these pins is recommended. When using the internal voltage boosting method or capacitance split method, connect these pins to Vss via a capacitor (0.47 μ F \pm 30%) and connect a capacitor (0.47 μ F \pm 30%) between the CAPL and CAPH pins.
 - 2. This is $V_{\text{L}14}$ in 32-pin products or when the 1/3 bias method is used.
 - 3. This is VLI2 in 32-pin products or when the 1/3 bias method is used. It is VLI1 when the 1/2 bias method is used. It is -0.3 in static mode.
 - 4. This is V_{LO4} in 32-pin products or when the 1/3 bias method is used.
 - 5. This is VLO2 in 32-pin products or when the 1/3 bias method is used. It is VLO1 when the 1/2 bias method is used. It is -0.3 in static mode.
 - 6. Must be 6.5 V or lower.



Absolute Maximum Ratings (TA = 25°C) (3/3)

Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Іонт	Per pin	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P130, P140 to P147	-40	mA
		Total of all pins -170 mA	P10 to P14, P40 to P43, P120, P130, P140 to P147	-7 0	mA
			P15 to P17, P30 to P32, P50 to P54, P70 to P74, P125-P127	-100	mA
	Іон2	Per pin	P20, P21	-0.5	mA
		Total of all pins		-1	mA
Output current, low	I _{OL1}	Per pin	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P130, P140 to P147	40	mA
		Total of all pins 170 mA	P10 to P14, P40 to P43, P120, P130, P140 to P147	70	mA
			P15 to P17, P30 to P32, P50 to P54, P60, P61, P70 to P74, P125 to P127	100	mA
	lo _{L2}	Per pin	P20, P21	1	mA
		Total of all pins		2	mA
Operating ambient	Та	In normal operati	on mode	-40 to +85	°C
temperature		In flash memory	In flash memory programming mode		
Storage temperature	T _{stg}			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



2.2 Oscillator Characteristics

2.2.1 Main system clock oscillator characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	V _{SS} X1 X2	frequency (fx) ^{Note}	$2.7~V \leq V_{DD} \leq 5.5~V$	1.0		20.0	MHz
	Rd &		$1.8~V \leq V_{DD} < 2.7~V$	1.0		8.0	MHz
	C1 — C2 —		1.6 V ≤ V _{DD} <1.8 V	1.0		4.0	MHz
Crystal resonator	Vss X1 X2	X1 clock oscillation	$2.7~V \leq V_{DD} \leq 5.5~V$	1.0		20.0	MHz
		frequency (fx) ^{Note}	$1.8~\textrm{V} \leq \textrm{V}_\textrm{DD} < 2.7~\textrm{V}$	1.0		8.0	MHz
	C1= C2=		1.6 V ≤ V _{DD} <1.8 V	1.0		4.0	MHz

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

Cautions 1. When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- · Keep the wiring length as short as possible.
- . Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.



2.2.2 On-chip oscillator characteristics

$(T_A = -20 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

Oscillators	Parameters	Conditions			TYP.	MAX.	Unit
High-speed	fін	$1.8 \text{ V} \le \text{V}_{\text{DD}} < 5.5 \text{ V}$	24 MHz selected	23.76	24.00	24.24	MHz
on-chip oscillator			16 MHz selected	15.84	16.00	16.16	MHz
clock frequency		1.6 V ≤ V _{DD} <1.8 V	24 MHz selected	22.80	24.00	25.20	MHz
			16 MHz selected	11.40	16.00	16.80	MHz

Note This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution

$(T_A = -40 \text{ to } -20^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

Oscillators	Parameters		Conditions	MIN.	TYP.	MAX.	Unit
High-speed	fін	$1.8 \text{ V} \le \text{V}_{\text{DD}} < 5.5 \text{ V}$	24 MHz selected	23.64	24.00	24.36	MHz
on-chip oscillator			16 MHz selected	15.76	16.00	16.24	MHz
clock frequency		1.6 V ≤ V _{DD} <1.8 V	24 MHz selected	22.68	24.00	25.32	MHz
			16 MHz selected	15.12	16.00	16.88	MHz

Note This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

Oscillators	Parameters	Conditions	MIN.	TYP.	MAX.	Unit
Low-speed on-chip	fiL		12.75	15	17.25	kHz
oscillator clock						
frequency						

2.2.3 Subsystem clock oscillator characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

		,					
Resonator	Recommended Circuit	Items	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	Vss XT2 XT1 Rd C4 — C3 —	XT1 clock oscillation frequency (fxr) ^{Note}		32	32.768	35	kHz

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

- Cautions 1. When using the XT1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
 - . Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vss.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
 - 2. The XT1 oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the X1 oscillator. Particular care is therefore required with the wiring method when the XT1 clock is used.

Remark For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.



ELECTRICAL SPECIFICATIONS (TARGET)

Caution The pins mounted depend on the product. Refer to 1.3.1 32-pin products to 1.3.5 64-pin products.

2.3 DC Characteristics

2.3.1 Pin characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

Items	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Output current, lo	Іон1	· ·	P10 to P17, P30 to P32, P40 to P120, P125 to P127, P130, F	•			-10.0 Note 3	mA
		Total of P10	to P14, P40 to P43, P120,	$4.0 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$			-40.0	mA
		(When duty = 70% Note 2)	2.7 V ≤ EV _{DD} < 4.0 V			-8.0	mA	
			1.8 V ≤ EV _{DD} < 2.7 V			-4.0	mA	
				1.6 V ≤ EV _{DD} < 1.8 V			-2.0	mA
		Total of P15	otal of P15 to P17, P30 to P32,	$4.0 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$			-60.0	mA
		,	P70 to P74, P125 to P127	2.7 V ≤ EV _{DD} < 4.0 V			-15.0	mA
		(When duty	= 70%)	1.8 V ≤ EV _{DD} < 2.7 V			-8.0	mA
				1.6 V ≤ EV _{DD} < 1.8 V			-4.0	mA
		Total of all pins (When duty = 70% Note 2)					-100.0	mA
	I OH2	P20, P21	Per pin				-0.1 Note 3	mA
			Total of all pins (When duty = 70% Note 2)	$1.6~V \le V_{DD} \le 5.5~V$			-1.5	mA

- Notes 1. Value of current at which the device operation is guaranteed even if the current flows from the EVDD pin to an output pin.
 - 2. Specification under conditions where the duty factor is 70%.

The output current value that has changed the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = $(loh \times 0.7)/(n \times 0.01)$
 - <Example> Where n = 50% and IoH = -10.0 mA

Total output current of pins = $(-10.0 \times 0.7)/(50 \times 0.01) = -14.0$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

3. Do not exceed the total current value.

Caution P10, P12, P15, P17 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

Items	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Output current, low ^{Note 1}	lol1		P10 to P17, P30 to P32, F 1, P70 to P74, P120, P125 147	•			20.0 Note 3	mA
		Per pin for	P60, P61				15.0 Note 3	mA
		Total of P1	0 to P14, P40 to P43,	$4.0 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$			70.0	mA
			0, P140 to P147	$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}$			15.0	mA
		(When duty = 70% Note 2)		1.8 V ≤ EV _{DD} < 2.7 V			9.0	mA
				1.6 V ≤ EV _{DD} < 1.8 V			4.5	mA
		Total of P1	5 to P17, P30 to P32,	$4.0 \text{ V} \leq \text{EV}_{DD} \leq 5.5 \text{ V}$			80.0	mA
			4, P60, P61, P70 to P74,	$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}$			35.0	mA
		P125 to P1 (When dut	$V = 70\%^{\text{Note 2}}$	$1.8 \text{ V} \le \text{EV}_{DD} < 2.7 \text{ V}$			20.0	mA
			,	1.6 V ≤ EV _{DD} < 1.8 V			10.0	mA
			Total of all pins (When duty = 70% Note 2)				150.0	mA
	lol2	P20, P21	Per pin for				0.4 Note 3	mA
			Total of all pins (When duty = 70% ^{Note 2})	1.6 V ≤ V _{DD} ≤ 5.5 V			5.0	mA

- Notes 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVss and Vss pin.
 - 2. Specification under conditions where the duty factor is 70%.

The output current value that has changed the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = $(lol \times 0.7)/(n \times 0.01)$

<Example> Where n = 50% and IoL = 10.0 mA

Total output current of pins = $(10.0 \times 0.7)/(50 \times 0.01) = 14.0 \text{ mA}$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

3. Do not exceed the total current value.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(Ta = -40 to +85°C, 1.6 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	V _{IH1}	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147	Normal input buffer	0.8EV _{DD}		EV _{DD}	V
	V _{IH2}	P10, P11, P15, P16	TTL input buffer 4.0 V ≤ EV _{DD} ≤ 5.5 V	2.2		EV _{DD}	V
			TTL input buffer $3.3 \text{ V} \leq \text{EV}_{DD} < 4.0 \text{ V}$	2.0		EV _{DD}	V
			TTL input buffer 1.6 V ≤ EV _{DD} < 3.3 V	1.50		EV _{DD}	V
	V _{IH3}	P20, P21		0.7V _{DD}		V _{DD}	٧
	V _{IH4}	P60, P61	0.7EV _{DD}		EV _{DD}	V	
	V _{IH5}	P121 to P124, P137, EXCLK, EXCLKS	0.8V _{DD}		V _{DD}	٧	
Input voltage, low	VIL1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147	Normal input buffer	0		0.2EV _{DD}	V
	VIL2	P10, P11, P15, P16	TTL input buffer 4.0 V ≤ EV _{DD} ≤ 5.5 V	0		0.8	V
			TTL input buffer 3.3 V ≤ EV _{DD} < 4.0 V	0		0.5	V
			TTL input buffer 1.6 V ≤ EV _{DD} < 3.3 V	0		0.32	V
	V _{IL3}	P20, P21		0		0.3V _{DD}	V
	VIL4	P60, P61		0		0.3EV _{DD}	V
	V _{IL5}	P121 to P124, P137, EXCLK, EXCLK	S, RESET	0		0.2V _{DD}	V

Cautions The maximum value of VIH of P10, P12, P15, P17 is VDD, even in the N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(Ta = -40 to +85°C, 1.6 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	V _{OH1}	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120,	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ Iон1 = -10 mA	EV _{DD} -1.5			V
		P125 to P127, P130, P140 to P147	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ Iон1 = -3.0 mA	EV _{DD} -0.7			V
			$2.7 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $I_{OH1} = -2.0 \text{ mA}$	EV _{DD} -0.6			V
			1.8 V \leq EV _{DD} \leq 5.5 V, Іон1 = -1.5 mA	EV _{DD} -0.5			V
			1.6 V \leq EV _{DD} $<$ 5.5 V, Іон1 = -1.0 mA	EV _{DD} -0.5			V
	V _{OH2}	P20, P21	1.6 V \leq V _{DD} \leq 5.5 V, I _{OH2} = -100 μ A	V _{DD} -0.5			V
Output voltage, Vol	V _{OL1}	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120,	$4.0~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V},$ $I_{\text{OL1}} = 20~\text{mA}$			1.3	V
			$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 8.5 \text{ mA}$			0.7	V
			$2.7 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 3.0 \text{ mA}$			0.6	V
			$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V},$ IoL1 = 1.5 mA			0.4	V
			$1.8 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V},$ $I_{\text{OL1}} = 0.6 \text{ mA}$			0.4	V
			$1.6 \text{ V} \le \text{EV}_{DD} < 5.5 \text{ V},$ $I_{OL1} = 0.3 \text{ mA}$			0.4	V
	V _{OL2}	P20, P21	1.6 V \leq V _{DD} \leq 5.5 V, lol2 = 400 μ A			0.4	V
	Vol3	P60, P61	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $lol3 = 15.0 \text{ mA}$			2.0	V
			$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ Iol3 = 5.0 mA			0.4	V
			$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V},$ $\text{Iol3} = 3.0 \text{ mA}$			0.4	V
			$1.8 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V},$ $lol3 = 2.0 \text{ mA}$			0.4	٧
			1.6 V ≤ EV _{DD} < 5.5 V, lo _{L3} = 1.0 mA			0.4	V

Caution P10, P12, P15, P17 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(Ta = -40 to +85°C, 1.6 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

Items	Symbol	Conditio	ns		MIN.	TYP.	MAX.	Unit
Input leakage current, high	Ішн1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P140 to P147	$V_I = EV_{DD}$				1	μΑ
	ILIH2	P20, P21, P137, RESET	$V_{I} = V_{DD}$				1	μΑ
	Ішнз	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)		In input port or external clock input			1	μΑ
				In resonator connection			10	μΑ
Input leakage current, low	ILIL1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P140 to P147	$V_i = EV_{SS}$				-1	μΑ
	ILIL2	P20, P21, P137, RESET	Vı = Vss				-1	μА
	Ішз	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)		In input port or external clock input			-1	μΑ
				In resonator connection			-10	μΑ
On-chip pll-up	Ru ₁	V _I = EV _{SS}	SEGxx por	t				
resistance			2.4 V ≤	≤ EV _{DD} ≤ 5.5 V	10	20	100	kΩ
			1.6 V ≤ EV _{DD} < 2.4 V		10	30	100	kΩ
	Ru2		Ports other than above		10	20	100	kΩ
			(Except for P60, P61, and P130)					

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

2.3.2 Supply current characteristics

(Ta = -40 to +85°C, 1.6 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

(1/2)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	IDD1 Note 1	Operating	Operating HS	fin = 24 MHz Note 3	Basic	V _{DD} = 5.0 V		1.5		mA
current		mode	(high-speed		operation	V _{DD} = 3.0 V		1.5		mA
			main) mode		Normal	V _{DD} = 5.0 V		3.3	5.0	mA
					operation	V _{DD} = 3.0 V		3.3	5.0	mA
				fin = 16 MHz Note 3	Normal	V _{DD} = 5.0 V		2.5	3.7	mA
					operation	V _{DD} = 3.0 V		2.5	3.7	mA
			LS	fih = 8 MHz Note 3	Normal	V _{DD} = 3.0 V		1.2	1.8	mA
			(low-speed main) mode		operation	V _{DD} = 2.0 V		1.2	1.8	mA
			LV	f _{IH} = 4 MHz ^{Note 3}	Normal	V _{DD} = 3.0 V		1.2	1.7	mA
	(low-voltage main) mode Note		operation	V _{DD} = 2.0 V		1.2	1.7	mA		
				$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		2.8	4.4	mA
		(high-speed main) mode	$V_{DD} = 5.0 \text{ V}$	operation	Resonator connection		3.0	4.6	mA	
		Note 5	$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		2.8	4.4	mA	
				$V_{DD} = 3.0 \text{ V}$	operation	Resonator connection		3.0	4.6	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		1.8	2.6	mA
				$V_{DD} = 5.0 \text{ V}$	operation	Resonator connection		1.8	2.6	mA
				$f_{MX} = 10 \text{ MHz}^{Note 2},$	Normal operation	Square wave input		1.8	2.6	mA
				$V_{DD} = 3.0 \text{ V}$		Resonator connection		1.8	2.6	mA
			LS	$f_{MX} = 8 MHz^{Note 2}$,	Normal	Square wave input		1.1	1.7	mA
			(low-speed main) mode	$V_{DD} = 3.0 \text{ V}$	operation	Resonator connection		1.1	1.7	mA
			Note 5	$f_{MX} = 8 MHz^{Note 2}$,	Normal	Square wave input		1.1	1.7	mA
				$V_{DD} = 2.0 \text{ V}$	operation	Resonator connection		1.1	1.7	mA
			Subsystem	$f_{SUB} = 32.768 \text{ kHz}^{Note 4}$	Normal	Square wave input		3.5	4.9	μΑ
			clock operation	$T_A = -40^{\circ}C$	operation	Resonator connection		3.6	5.0	μΑ
			орогалогі	$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 4}}$	Normal	Square wave input		3.6	4.9	μΑ
				T _A = +25°C	operation	Resonator connection		3.7	5.0	μΑ
				$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 4}}$	Normal	Square wave input		3.7	5.5	μΑ
				T _A = +50°C	operation	Resonator connection		3.8	5.6	μΑ
				$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 4}}$	Normal	Square wave input		3.8	6.3	μΑ
				T _A = +70°C	operation	Resonator connection		3.9	6.4	μΑ
				fsub = 32.768 kHz Note 4	Normal	Square wave input		4.1	7.7	μΑ
				$T_A = +85^{\circ}C$	operation	Resonator connection		4.2	7.8	μΑ

(Notes and Remarks are listed on the next page.)

- Notes 1. Total current flowing into VDD and EVDD, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD or Vss, EVss. The values below the MAX. column include the peripheral operation current (except for back ground operation (BGO)). However, not including the current flowing into the A/D converter, LVD circuit, I/O port, on-chip pull-up/pull-down resistors, and LCD controller driver.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When real-time clock and watchdog timer are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation).
 - 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz}$ to 24 MHz

 $2.4~V \le V_{DD} \le 5.5~V @ 1~MHz$ to 16~MHz

LS (low-speed main) mode: $1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz}$ to 8 MHzLV (low-voltage main) mode: $1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz}$ to 4 MHz

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fih: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

(Ta = -40 to +85°C, 1.6 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

(2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	I _{DD2}	HALT	HS	fin = 24 MHz Note 4	V _{DD} = 5.0 V		0.44	1.28	mA
current	Note 2	mode	(high-speed		V _{DD} = 3.0 V		0.44	1.28	mA
			main) mode	fin = 16 MHz Note 4	V _{DD} = 5.0 V		0.40	1.00	mA
					V _{DD} = 3.0 V		0.40	1.00	mA
			LS	fin = 8 MHz Note 4	V _{DD} = 3.0 V		260	530	μΑ
		(low-speed main) mode Note 7		V _{DD} = 2.0 V		260	530	μΑ	
			LV	f _{IH} = 4 MHz ^{Note 4}	V _{DD} = 3.0 V		420	640	μΑ
		(low-voltage main) mode		V _{DD} = 2.0 V		420	640	μΑ	
		HS	$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.28	1.00	mA	
		(high-speed	V _{DD} = 5.0 V	Resonator connection		0.45	1.17	mA	
		main) mode	$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.28	1.00	mA	
			V _{DD} = 3.0 V	Resonator connection		0.45	1.17	mA	
				$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.19	0.60	mA
				V _{DD} = 5.0 V	Resonator connection		0.26	0.67	mA
				$f_{MX} = 10 \text{ MHz}^{Note 3},$	Square wave input		0.19	0.60	mA
				V _{DD} = 3.0 V	Resonator connection		0.26	0.67	mA
			LS	$f_{MX} = 8 MHz^{Note 3},$	Square wave input		95	330	μΑ
		;	(low-speed main) mode	$V_{DD} = 3.0 \text{ V}$	Resonator connection		145	380	μΑ
				$f_{MX} = 8 MHz^{Note 3},$	Square wave input		95	330	μΑ
				V _{DD} = 2.0 V	Resonator connection		145	380	μΑ
			Subsystem	fsub = 32.768 kHz ^{Note 5}	Square wave input		0.31	0.57	μΑ
			clock operation	T _A = -40C	Resonator connection		0.50	0.76	μΑ
			орегалогі	fsub = 32.768 kHz ^{Note 5}	Square wave input		0.37	0.57	μΑ
				T _A = +25°C	Resonator connection		0.56	0.76	μΑ
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.46	1.17	μΑ
				T _A = +50°C	Resonator connection		0.65	1.36	μΑ
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.57	1.97	μΑ
				T _A = +70°C	Resonator connection		0.76	2.16	μΑ
			fsub = 32.768 kHz ^{Note 5}	Square wave input		0.85	3.37	μΑ	
			T _A = +85°C	Resonator connection		1.04	3.56	μΑ	
	IDD3 ^{Note 6}	STOP	T _A = −40°C				0.17	0.50	μΑ
		mode	T _A = +25°C	T _A = +25°C				0.50	μΑ
			T _A = +50°C				0.32	1.10	μΑ
			T _A = +70°C				0.43	1.90	μΑ
		1	T _A = +85°C				0.71	3.30	μΑ

(Notes and Remarks are listed on the next page.)

- Notes 1. Total current flowing into VDD and EVDD, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD or Vss, EVss. The values below the MAX. column include the peripheral operation current (except for back ground operation (BGO)). However, not including the current flowing into the A/D converter, LVD circuit, I/O port, on-chip pull-up/pull-down resistors, and LCD controller driver.
 - 2. During HALT instruction execution by flash memory.
 - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 4. When high-speed system clock and subsystem clock are stopped.
 - 5. When operating real-time clock (RTC) and setting ultra-low current consumption (AMPHS1 = 1). When high-speed on-chip oscillator and high-speed system clock are stopped. When watchdog timer is stopped.
 - 6. When high-speed on-chip oscillator, high-speed system clock, and subsystem clock are stopped. When watchdog timer is stopped.
 - 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz}$ to 24 MHz

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 16 \text{ MHz}$

LS (low-speed main) mode: $1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 8 \text{ MHz}$ LV (low-voltage main) mode: 1.6 V ≤ VDD ≤ 5.5 V@1 MHz to 4 MHz

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C

(Ta = -40 to +85°C, 1.6 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
RTC operating	IRTC Notes 1, 2	fsuв = 32.768 kHz	Real-time clock	operation		0.08		μΑ
current			Interval timer op	peration		0.08		
Watchdog timer operating current	I _{WDT} Notes 2, 3	fı∟ = 15 kHz				0.24		μΑ
A/D converter	IADC Note 4		Normal mode, A	AVREFP = VDD = 5.0 V		1.3	1.7	mA
operating current			Low voltage mo	de, $AV_{REFP} = V_{DD} = 3.0 \text{ V}$		0.5	0.7	mA
A/D converter reference voltage current	IADREF				75.0		μΑ	
Temperature sensor operating current	Ітмрѕ					75.0		μΑ
LVD operating current	LVI Note 5					0.08		μΑ
BGO operating current	IBGO Note 6					2.00	12.20	mA
LCD operating current	ILCD1 Notes 7, 8	1/4 duty, 1/3 bias, fsub is selected	External resistance division method	V _{DD} = EV _{DD} = 5.0 V V _{L4} = 5.0 V		0.04	0.2	μΑ
	ILCD2 Note7	Lolook	Internal voltage boosting method	V _{DD} = EV _{DD} = 5.0 V V _{L4} = 5.1 V (VLCD = 12H)		1.12	3.7	μΑ
				$V_{DD} = EV_{DD} = 3.0 \text{ V}$ $V_{L4} = 3.0 \text{ V (VLCD} = 04\text{H)}$		0.63	2.2	μΑ
	ILCD3 Note7		Capacitor split method	V _{DD} = EV _{DD} = 3.0 V V _{L4} = 3.0 V		0.12	0.5	μΑ
SNOOZE	Isnoz	ADC operation	The mode is perfo	rmed Note 9		0.50	0.60	mA
operating current		The A/D conversion operations are performed, Low voltage mode, AVREFP = VDI = 3.0 V				1.20	1.44	mA
		CSI/UART operation	on			0.70	0.84	mA

(Note, caution and remark are lisited on the next page)

- Notes 1. Current flowing only to the real-time clock (excluding the operating current of the XT1 oscillator). The TYP. value of the current value of the RL78/L12 is the sum of the TYP. values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. The IDD1 and IDD2 MAX. values also include the real-time clock operating current. However, IDD2 subsystem clock operation includes the operational current of the real-time clock.
 - 2. When high-speed on-chip oscillator and high-speed system clock are stopped.
 - 3. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The current value of the RL78/L12 is the sum of IDD1, IDD2 or IDD3 and IWDT when fCLK = fSUB when the watchdog timer operates in STOP mode.
 - 4. Current flowing only to the A/D converter. The current value of the RL78/L12 is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
 - 5. Current flowing only to the LVD circuit. The current value of the RL78/L12 is the sum of IDD1, IDD2 or ldd3 and llv1 when the LVD circuit operates in the Operating, HALT or STOP mode.
 - 6. Current flowing only when the BGO operates. The current value of the RL78/L12 is the sum of IDD1 or IDD2 and IBGO when the BGO operates in an operation mode.
 - 7. Current flowing only to the LCD controller/driver (VDD pin). The current value of the RL78/L12 microcontrollers is the sum of the LCD operating current (ILCD1, ILCD2 or ILCD3) to the supply current (IDD1, or IDD2) when the LCD controller/driver operates in an operation mode or HALT mode. Not including the current that flows through the LCD panel.
 - 8. Not including the current that flows through the external divider resistor when the external resistance division method is used.
 - **9.** Shift time to the SNOOZE mode is 18.96 μ s to 28.95 μ s.
- Remarks 1. fil: Low-speed on-chip oscillator clock frequency
 - 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 3. fclk: CPU/peripheral hardware clock frequency
 - 4. Temperature condition of the TYP. value is T_A = 25°C

2.4 AC Characteristics

2.4.1 Basic operation

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

Items	Symbol		Condition	3	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum instruction execution time)	Тсч	Main system	High-speed main mode	$2.7 V \leq V_{DD} \leq 5.5 V$	0.04167		1	μs
instruction execution time)		clock (fmain)	main mode	$2.4 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	0.0625		1	μs
		operation	Low voltage main mode	$1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$	0.25		1	μs
			Low-speed main mode	1.8 V ≤ V _{DD} ≤ 5.5 V	0.125		1	μs
		Subsystem cl operation	lock (fsuв)	1.8 V ≤ V _{DD} ≤ 5.5 V	28.5	30.5	31.3	μs
		In the self	High-speed	$2.7V\!\leq\!V_{DD}\!\leq\!5.5V$	0.04167		1	μs
		programming i mode	main mode	$2.4 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	0.0625		1	μs
		-	Low voltage main mode	1.8 V ≤ V _{DD} ≤ 5.5 V	0.25		1	μs
			Low-speed main mode	1.8 V ≤ V _{DD} ≤ 5.5 V	0.125		1	μs
External main system clock	fex	2.7 V ≤ V _{DD} ≤	5.5 V		1.0		20.0	MHz
frequency		1.8 V ≤ V _{DD} <	2.7 V		1.0		8.0	MHz
		1.6 V ≤ V _{DD} < 1.8 V			1.0		4.0	MHz
	fexs		32		35	kHz		
External main system clock input	texh, texl	$2.7 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$						ns
high-level width, low-level width		1.8 V ≤ V _{DD} <	2.7 V		60			ns
		1.6 V ≤ V _{DD} <	1.8 V		120			ns
	texhs, texhs				13.7			μs
TI00 to TI07 input high-level width, low-level width	tтін, tтіL				1/fмск+10			ns
TO00 to TO07 output frequency	fто	High-speed n	nain 4.0 V	\leq EV _{DD} \leq 5.5 V			12	MHz
		mode	2.7 V	≤ EV _{DD} < 4.0 V			8	MHz
			2.4 V	≤ EV _{DD} < 2.7 V			4	MHz
		Low voltage r	main 1.6 V	≤ EV _{DD} ≤ 5.5 V			2	MHz
		Low-speed m	nain 1.8 V	≤ EV _{DD} ≤ 5.5 V			4	MHz
PCLBUZ0, PCLBUZ1 output	fPCL	High-speed n	nain 4.0 V	\leq EV _{DD} \leq 5.5 V			16	MHz
frequency		mode	2.7 V	≤ EV _{DD} < 4.0 V			8	MHz
			2.4 V	\leq EV _{DD} $<$ 2.7 V			4	MHz
		Low voltage r	main 1.8 V	\leq EV _{DD} \leq 5.5 V			4	MHz
		mode	1.6 V	≤ EV _{DD} < 1.8 V			2	MHz
		Low-speed m mode	nain 1.8 V	\leq EV _{DD} \leq 5.5 V			4	MHz
Interrupt input high-level width,	tinth,	INTP0	1.6 V	$\leq V_{DD} \leq 5.5 \text{ V}$	1			μs
low-level width	tintl	INTP1 to INT		≤ EV _{DD} ≤ 5.5 V	1			μs
Key interrupt input low-level width	t kr	KR0 to KR3		≤ EV _{DD} ≤ 5.5 V	250			ns
			1.6 V	≤ EV _{DD} < 1.8 V	1			μs
RESET low-level width	trsL				10			μs

(Remark is listed on the next page.)



Remark fmck: Timer array unit operation clock frequency

(Operation clock to be set by the CKS0n bit of timer mode register 0n (TMR0n). n: Channel number (n = 0 to 7))



2.5 Peripheral Functions Characteristics


2.5.1 Serial array unit

(1) During communication at same potential (UART mode) (dedicated baud rate generator output)


 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					fmck/6 Note	bps
		Theoretical value of the maximum transfer rate fclk=24MHz, fmck= fclk			4.0	Mbps

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Note Transfer rate in the SNOOZE mode is max. 9600 bps, min. 4800 bps.

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks 1. q: UART number (q = 0), g: PIM and POM number (g = 1)

fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,n: Channel number (mn = 00, 01))

ELECTRICAL SPECIFICATIONS (TARGET)

Caution The pins mounted depend on the product. Refer to 1.3.1 32-pin products to 1.3.5 64-pin products.

(2) During communication at same potential (CSI mode) (master mode (fmck/2, fmck/4), SCKp... internal clock output)

(Ta = -40 to +85°C, 1.6 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	tkcy1	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$	167 Note 1			ns
		2.4 V ≤ EV _{DD} ≤ 5.5 V	250 Note 1			ns
		1.8 V ≤ EV _{DD} ≤ 5.5 V	500 Note 1			ns
		1.6 V ≤ EV _{DD} ≤ 5.5 V	1000 Note 1			ns
SCKp high-/low-level width	tĸнı,	$4.0 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$	tkcy1/2 - 12			ns
	t _{KL1}	2.7 V ≤ EV _{DD} ≤ 5.5 V	tксү1/2 — 18			ns
		$2.4~V \leq EV_{DD} \leq 5.5~V$	tkcy1/2 - 38			ns
		1.8 V ≤ EV _{DD} ≤ 5.5 V	tkcy1/2 - 50			ns
		1.6 V ≤ EV _{DD} ≤ 5.5 V	tксу1/2 — 100			ns
SIp setup time (to SCKp↑) Note 2	tsik1	$4.0 \text{ V} \leq \text{EV}_{DD} \leq 5.5 \text{ V}$	44			ns
		2.7 V ≤ EV _{DD} ≤ 5.5 V	44			ns
		2.4 V ≤ EV _{DD} ≤ 5.5 V	75			ns
		1.8 V ≤ EV _{DD} ≤ 5.5 V	110			ns
		1.6 V ≤ EV _{DD} ≤ 5.5 V	220			ns
SIp hold time (from SCKp↑) Note 3	tksi1		19			ns
Delay time from SCKp↓ to SOp output Note 4	tkso1	C = 30 pF ^{Note 5}			25	ns

- Notes 1. For CSI00, set a cycle of 2/fclk or longer. For other than CSI00, set a cycle of 4/fclk or longer.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from $SCKp\downarrow^n$ when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **5.** C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM numbers (g = 1)
 - 2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))



(3) During communication at same potential (CSI mode) (slave mode, \overline{SCKp} ... external clock input) (TA = -40 to +85°C, 1.6 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol	Co	onditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time Note 5	tkcy2	4.0 V ≤ EV _{DD} ≤	20 MHz < fмск	8/fмск			ns
		5.5 V	fмск ≤ 20 MHz	6/fмск			ns
		2.7 V ≤ EV _{DD} <	16 MHz < fмск	8/fмск			ns
		4.0 V	fмcк ≤ 16 MHz	6/fмск			ns
		1.8 V ≤ EV _{DD} < 2.7 V	16 MHz < fмск	8/fмск			ns
			fмcк ≤ 16 MHz	6/fмск			ns
		1.6 V ≤ EV _{DD} <	1.8 V	6/fмск			ns
SCKp high-/low-level width	tĸн2,	1.6 V ≤ EV _{DD} ≤	5.5 V	tkcy2/2			ns
	tKL2						
SIp setup time	tsık2	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$		1/fмск+20			ns
(to SCKp↑) Note 1		1.8 V ≤ EV _{DD} <	2.7 V	1/fмск+30			ns
		$1.6 \text{ V} \le \text{EV}_{DD} < 1.8 \text{ V}$		1/fмск+40			ns
Slp hold time	tksi2	$2.7 \text{ V} \leq \text{EV}_{DD} \leq$	$2.7~V \leq EV_{DD} \leq 5.5~V$				ns
(from SCKp↑) Note 2		1.8 V ≤ EV _{DD} <	2.7 V	1/fмск+31			ns
		1.6 V ≤ EV _{DD} <	1.8 V	1/fмск+ 250			ns
Delay time from $\overline{SCKp} \downarrow$ to	tkso2	C = 30 pF Note 4	$4.0 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$			2/fмск+44	ns
SOp output Note 3			$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}$			2/fмск+44	ns
			2.4 V ≤ EV _{DD} < 2.7 V			2/fмск+75	ns
			1.8 V ≤ EV _{DD} < 2.4 V			2/fмск+110	ns
			1.6 V ≤ EV _{DD} < 1.8 V			2/fмск+ 220	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $\overline{\text{SCKp}}\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from $\overline{SCKp}\uparrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SOp output lines.
 - 5. Transfer rate in the SNOOZE mode: MAX. 1 Mbps


Caution Select the TTL input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks** 1. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM number (g = 1)
 - 2. fmck: Serial array unit operation clock frequency


 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))




CSI mode connection diagram (during communication at same potential)



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remarks 1. p: CSI number (p = 00, 01)

2. m: Unit number, n: Channel number (mn = 00, 01)

(4) Communication at different potential (2.5 V, 3 V) (UART mode) (dedicated baud rate generator output) (1/2) (T_A = −40 to +85°C. 1.8 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)

Parameter	Symbol		Condition	ns	MIN.	TYP.	MAX.	Unit
Transfer rate		reception	$4.0 \text{ V} \leq \text{EV}_{DD} \leq 5.5 \text{ V},$				fmck/6 ^{Note 1}	bps
			$2.7~V \leq V_b \leq 4.0~V$	Theoretical value of the maximum transfer rate fclk = 24 MHz, fmck = fclk			4.0	Mbps
			2.7 V ≤ EV _{DD} < 4.0 V,				fmck/6 ^{Note 1}	bps
			$2.3~V \leq V_b \leq 2.7~V$	Theoretical value of the maximum transfer rate fclk = 24 MHz, fmck = fclk			4.0	Mbps
			1.8 V \leq EV _{DD} $<$ 3.3 V, 1.6 V \leq V _b \leq 2.0 V				fMCK/6 Notes 1, 2	bps
				Theoretical value of the maximum transfer rate fclk = 8 MHz, fMck = fclk			1.3	Mbps

- Notes 1. Transfer rate in the SNOOZE mode: MAX. 9600 bps, MIN. 4800 bps
 - 2. Use it with EV_{DD}≥V_b.

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (32-pin to 52-pin products)/EVDD tolerance (64-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks 1. $V_b[V]$: Communication line voltage

- **2.** q: UART number (q = 0), g: PIM and POM number (g = 1)
- 3. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,n: Channel number (mn = 00, 01)
- **4.** V_{IH} and V_{IL} below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in UART mode.

$$\begin{split} 4.0 \ V &\leq EV_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V; \ V_{IH} = 2.2 \ V, \ V_{IL} = 0.8 \ V \\ 2.7 \ V &\leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V; \ V_{IH} = 2.0 \ V, \ V_{IL} = 0.5 \ V \\ 1.8 \ V &\leq EV_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V; \ V_{IH} = 1.50 \ V, \ V_{IL} = 0.32 \ V \end{split}$$



2. ELECTRICAL SPECIFICATIONS (TARGET)

Caution The pins mounted depend on the product. Refer to 1.3.1 32-pin products to 1.3.5 64-pin products.

(4) Communication at different potential (2.5 V, 3 V) (UART mode) (dedicated baud rate generator output) (2/2) -40 to +85°C 1 8 V < EVpp - Vpp < 5 5 V Vec - EVec - 0 V)

Parameter	Symbol		Condit	tions	MIN.	TYP.	MAX.	Unit
Transfer rate		transmission	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V}$				Notes 1, 2	bps
				Theoretical value of the maximum transfer rate			2.8 Note 3	Mbps
				$C_b = 50 \text{ pF}, R_b = 1.4 \text{ k}\Omega, V_b = 2.7 \text{ V}$				
			$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V},$				Notes	bps
			$2.3 \text{ V} \le V_b \le 2.7 \text{ V}$				2, 4	
				Theoretical value of the maximum transfer rate			1.2 Note 5	Mbps
				$C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega, V_b = 2.3 \text{ V}$				
			$1.8 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V}$				Notes 2, 6, 7	bps
				Theoretical value of the maximum transfer rate			0.43 Notes 8	Mbps
				$C_b = 50 \text{ pF}, R_b = 5.5 \text{ k}\Omega, V_b = 1.6 \text{ V}$				

Notes 1. The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V \leq EV_{DD} \leq 5.5 V and 2.7 V \leq V_b \leq 4.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- 2. Transfer rate in the SNOOZE mode: MAX. 9600 bps, MIN. 4800 bps
- 3. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
- The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq EV_{DD} < 4.0 V and 2.3 V \leq V_b \leq 2.7 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$
 [bps]

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- This value is the theoretical value of the relative difference between the transmission and reception sides.
- 5. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 4 above to calculate the maximum transfer rate under conditions of the customer.



Notes 6. Use it with $EV_{DD} \ge V_b$.

7. The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V \leq EV_{DD} < 3.3 V and 1.6 V \leq V_b \leq 2.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln{(1 - \frac{1.5}{V_b})}\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **8.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 7 above to calculate the maximum transfer rate under conditions of the customer.

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (32-pin to 52-pin products)/EVDD tolerance (64-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks 1. $R_b[\Omega]$:Communication line (TxDq) pull-up resistance,

 $C_b[F]$: Communication line (TxDq) load capacitance, $V_b[V]$: Communication line voltage

- 2. q: UART number (q = 0, 1), g: PIM and POM number (g = 1)
- 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00, 01))


4. V_{IH} and V_{IL} below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in UART mode.

$$4.0 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}, \ 2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}; \ \text{V}_{\text{IH}} = 2.2 \text{ V}, \ \text{V}_{\text{IL}} = 0.8 \text{ V}$$


$$2.7 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}; \ \text{V}_{\text{IH}} = 2.0 \text{ V}, \ \text{V}_{\text{IL}} = 0.5 \text{ V}$$

$$1.8 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V}, \ 1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V}; \ \text{V}_{IH} = 1.50 \text{ V}, \ \text{V}_{IL} = 0.32 \text{ V}$$

UART mode connection diagram (during communication at different potential)



UART mode bit width (during communication at different potential) (reference)



Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (32-pin to 52-pin products)/EVDD tolerance (64-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks 1. $R_b[\Omega]$: Communication line (TxDq) pull-up resistance, $V_b[V]$: Communication line voltage

2. q: UART number (q = 0), g: PIM and POM number (g = 1)

(5) Communication at different potential (2.5 V, 3 V) (fmck/2) (CSI mode) (master mode, SCKp... internal clock output)


 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	tkcy1	$4.0 \ V \leq EV_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$	200 Note 1			ns
		$C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$	300 Note 1			ns
		$C_b = 20$ pF, $R_b = 2.7$ k Ω				
SCKp high-level width	t _{KH1}	$4.0 \ V \leq EV_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$	tkcy1/2 - 50			ns
		$C_b = 20$ pF, $R_b = 1.4$ k Ω				
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$	tkcy1/2 -			ns
		$C_b = 20$ pF, $R_b = 2.7$ k Ω	120			
SCKp low-level width	t _{KL1}	$4.0 \ V \leq EV_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$	tkcy1/2 - 7			ns
		$C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$	tkcy1/2 - 10			ns
		$C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				
SIp setup time	tsıkı	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$	58			ns
(to SCKp↑) Note 2		$C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$	121			ns
		$C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				
SIp hold time	tksi1	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$	10			ns
(from SCKp↑) Note 2		$C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$	10			ns
		$C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				
Delay time from SCKp↓ to	tkso1	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$			60	ns
SOp output Note 2		$C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$			130	ns
		$C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				
SIp setup time	tsıkı	$4.0 \ V \leq EV_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$	23			ns
(to SCKp↓) Note 3		$C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$	33			ns
		$C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				
Slp hold time	tksi1	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$	10			ns
(from $\overline{\text{SCKp}}\downarrow$) Note 3		$C_b = 20$ pF, $R_b = 1.4$ k Ω				
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$	10			ns
		$C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				
Delay time from SCKp↑ to	tkso1	$4.0 \ V \leq EV_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$			10	ns
SOp output Note 3		$C_b = 20$ pF, $R_b = 1.4$ k Ω				
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$			10	ns
		$C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				

(Note, Caution and Remark are listed on the next page.)



CSI mode connection diagram (during communication at different potential)



Notes 1. The value must also be 2/fclk or more.

- 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
- 3. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (32-pin to 52-pin products)/EVDD tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks 1. R_b[Ω]:Communication line (\overline{SCKp} , SOp) pull-up resistance, C_b[F]: Communication line (\overline{SCKp} , SOp) load capacitance, V_b[V]: Communication line voltage

- 2. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)
- **3.** V_{IH} and V_{IL} below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in CSI mode.

$$\begin{split} 4.0 \ V &\leq EV_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V; \ V_{IH} = 2.2 \ V, \ V_{IL} = 0.8 \ V \\ 2.7 \ V &\leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V; \ V_{IH} = 2.0 \ V, \ V_{IL} = 0.5 \ V \\ 1.8 \ V &\leq EV_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V; \ V_{IH} = 1.50 \ V, \ V_{IL} = 0.32 \ V \end{split}$$

4. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01)



(6) Communication at different potential (2.5 V, 3 V) (fmck/4) (CSI mode) (master mode, SCKp... internal clock output) (1/2)

(Ta = -40 to +85°C, 1.8 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	tkcy1	$4.0 \ V \leq EV_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$	300 Note			ns
		$C_b = 30$ pF, $R_b = 1.4$ k Ω				
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$	500 Note			ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				
		$2.7 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V},$	1150 Note			ns
		$C_b = 30$ pF, $R_b = 5.5$ k Ω				
SCKp high-level width	t _{KH1}	$4.0 \ V \leq EV_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$	tkcy1/2 - 75			ns
		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$	tkcy1/2 -			ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	170			
		$1.8 \ V \leq EV_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V,$	tkcy1/2 -			ns
		$C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$	458			
SCKp low-level width	t _{KL1}	$4.0 \ V \leq EV_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$	tксү1/2 – 12			ns
		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
		$2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V,$	tксү1/2 – 18			ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				
		$1.8 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V}, \ 1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V},$	tксү1/2 – 50			ns
		$C_b = 30$ pF, $R_b = 5.5$ k Ω				

Note The value must also be 4/fclk or more.

- Cautions 1. Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (32-pin to 52-pin products)/EVDD tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
 - 2. Use it with EVDD ≥ Vb.
- **Remarks 1.** R_b[Ω]:Communication line (SCKp, SOp) pull-up resistance, C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage
 - 2. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)
 - 3. V_{IH} and V_{IL} below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in CSI mode.

$$4.0~V \leq EV_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V;~V_{IH}$$
 = $2.2~V,~V_{IL}$ = $0.8~V$

$$2.7~V \le EV_{DD} < 4.0~V,~2.3~V \le V_b \le 2.7~V;~V_{IH}$$
 = $2.0~V,~V_{IL}$ = $0.5~V$

$$1.8 \text{ V} \le \text{EV}_{\text{DD}} < 3.3 \text{ V}, \ 1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V}$$
: VIH = 1.50 V, VIL = 0.32 V




(6) Communication at different potential (2.5 V, 3 V) (fMck/4) (CSI mode) (master mode, SCKp... internal clock output) (2/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}. 1.8 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}. \text{ Vss} = \text{EV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Slp setup time	tsıkı	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$	81			ns
(to SCKp↑) Note 1		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$	177			ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				
		$1.8 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V},$	479			ns
		$C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$				
SIp hold time	t _{KSI1}	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$	19			ns
(from SCKp↑) Note 1		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$	19			ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				
		$1.8 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V},$	19			ns
		$C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$				
Delay time from $\overline{SCKp} \downarrow$ to	tkso1	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$			100	ns
SOp output Note 1		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$			195	ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				
		$1.8 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V},$			483	ns
		$C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$				
SIp setup time	tsık1	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$	44			ns
(to SCKp↓) Note 2		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$	44			ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				
		$1.8 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V},$	110			ns
		$C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$				
SIp hold time	tksi1	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$	19			ns
$(\text{from } \overline{\text{SCKp}}\downarrow)^{\text{Note 2}}$		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$	19			ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				
		$1.8 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V},$	19			ns
		$C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$				
Delay time from SCKp↑ to	tkso1	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$			25	ns
SOp output Note 2		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$			25	ns
		$C_b = 30$ pF, $R_b = 2.7$ k Ω				
		$1.8 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V}, \ 1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V},$			25	ns
		$C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$				

(Note, Caution and Remark are listed on the next page.)

CSI mode connection diagram (during communication at different potential)




- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
 - 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Cautions 1. Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (32-pin to 52-pin products)/EVDD tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
 - 2. Use it with $EV_{DD} \ge V_b$.
- **Remarks 1.** $R_b[\Omega]$:Communication line (\overline{SCKp} , SOp) pull-up resistance, $C_b[F]$: Communication line (\overline{SCKp} , SOp) load capacitance, $V_b[V]$: Communication line voltage
 - 2. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)
 - 3. V_{IH} and V_{IL} below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in CSI mode.

$$4.0~V \le EV_{DD} \le 5.5~V,~2.7~V \le V_b \le 4.0~V;~V_{IH}$$
 = $2.2~V,~V_{IL}$ = $0.8~V$


$$2.7~V \le EV_{DD} < 4.0~V,~2.3~V \le V_b \le 2.7~V;~V_{IH} = 2.0~V,~V_{IL} = 0.5~V$$

$$1.8 \text{ V} \le \text{EV}_{\text{DD}} < 3.3 \text{ V}, \ 1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V}; \ \text{V}_{\text{IH}} = 1.50 \text{ V}, \ \text{V}_{\text{IL}} = 0.32 \text{ V}$$

CSI mode serial transfer timing (master mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (master mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (32-pin to 52-pin products)/EVDD tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)


(7) Communication at different potential (2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time Note 1	tkcy2	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$	20 MHz < fмck ≤ 24 MHz	12/fмск			ns
		$2.7 \text{ V} \le V_b \le 4.0 \text{ V}$	8 MHz < fмcк ≤ 20 MHz	10/fмск			ns
			4 MHz < fMCK ≤ 8 MHz	8/fмск			ns
			fмcк ≤ 4 MHz	6/fмск			ns
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V},$	20 MHz < fмcк ≤ 24 MHz	16/f мск			ns
		$2.3V{\le}V_b{\le}2.7V$	16 MHz < fмcк ≤ 20 MHz	14/fмск			ns
			8 MHz < fмcк ≤ 16 MHz	12/fмск			ns
			4 MHz < fMCK ≤ 8 MHz	8/fмск			ns
			fмcк ≤ 4 MHz	6/fмск			ns
		$1.8 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V},$	20 MHz < fмck ≤ 24 MHz	36/fмск			ns
		$1.6 \ V \! \leq \! V_b \! \leq \! 2.0 \ V^{\text{Note 2}}$	16 MHz < fмck ≤ 20 MHz	32/fмск			ns
			8 MHz < fmck ≤ 16 MHz	26/fмск			ns
			4 MHz < fMck ≤ 8 MHz	16/fмск			ns
			fмcк ≤ 4 MHz	10/fмск			ns
SCKp high-/low-level width Note 2	tkH2,	4.0 V ≤ EV _{DD} ≤ 5.5	tkcy2/2 – 12			ns	
		2.7 V ≤ EV _{DD} < 4.0	tkcy2/2 – 18			ns	
		1.8 V ≤ EV _{DD} < 3.3	tkcy2/2 – 50			ns	
SIp setup time	tsik2	2.7 V ≤ EV _{DD} < 5.5	$V, 2.3 \ V \le V_b \le 4.0 \ V$	1/fмcк + 20			ns
(to SCKp↑) Note 3		1.8 V ≤ EV _{DD} < 3.3	$V, 1.6 \ V \le V_b \le 2.0 \ V$	1/fмcк + 30			ns
SIp hold time (from SCKp↑) Note 4	tksi2			1/fmck + 31			ns
Delay time from SCKp↓ to	tkso2	4.0 V ≤ EV _{DD} ≤ 5.5	$V, 2.7 V \le V_b \le 4.0 V,$			2/fмск +	ns
SOp output Notes 2, 5		Сь = 30 pF, Rь = 1.	4 kΩ			120	
		2.7 V ≤ EV _{DD} < 4.0	$V, 2.3 V \le V_b \le 2.7 V,$			2/fмск +	ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				214	
		1.8 V ≤ EV _{DD} < 3.3	$V, 1.6 V \le V_b \le 2.0 V,$			2/fмск +	ns
		$C_b = 30 \text{ pF}, R_b = 5.$	5 kΩ			573	

(Note, Caution and Remark are listed on the next page.)



CSI mode connection diagram (during communication at different potential)



- Notes 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
 - **2.** Use it with EV_{DD} \geq V_b.
 - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from $\overline{SCKp}\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.


Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (VDD tolerance (32-pin to 52-pin products)/EVDD tolerance (64-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** R_b[Ω]:Communication line (SOp) pull-up resistance, C_b[F]: Communication line (SOp) load capacitance, V_b[V]: Communication line voltage
 - 2. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)
 - 3. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).m: Unit number, n: Channel number (mn = 00, 01))
 - **4.** V_{IH} and V_{IL} below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in CSI mode.


$$\begin{split} 4.0 \ V &\leq EV_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V; \ V_{IH} = 2.2 \ V, \ V_{IL} = 0.8 \ V \\ 2.7 \ V &\leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V; \ V_{IH} = 2.0 \ V, \ V_{IL} = 0.5 \ V \\ 1.8 \ V &\leq EV_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V; \ V_{IH} = 1.50 \ V, \ V_{IL} = 0.32 \ V \end{split}$$



CSI mode serial transfer timing (slave mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (slave mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (VDD tolerance (32-pin to 52-pin products)/EVDD tolerance (64-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)

2.5.2 Serial interface IICA

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$


Parameter	Symbol	Cond	ditions	Standard Mode		Fast Mode		Fast Mode Plus		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Fast mode plus: fcLk≥ 10 MHz	$2.7 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$					0	1000	kHz
		Fast mode: fcLk ≥ 3.5 MHz	$1.8 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$			0	400			kHz
		Normal mode: fclk≥ 1 MHz	$1.6~V \le EV_{DD} \le 5.5~V$	0	100					kHz
Setup time of restart conditionNote 1	tsu:sta			4.7		0.6		0.26		μs
Hold time	thd:sta			4.0		0.6		0.26		μs
Hold time when SCLA0 = "L"	tLOW			4.7		1.3		0.5		μs
Hold time when SCLA0 = "H"	tнідн			4.0		0.6		0.26		μs
Data setup time (reception)	tsu:dat			250		100		50		ns
Data hold time (transmission) ^{Note 2}	thd:dat			0	3.45	0	0.9	0		μs
Setup time of stop condition	tsu:sto			4.0		0.6		0.26		μs
Bus-free time	t BUF			4.7		1.3		0.5		μs

- Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.
 - The maximum value (MAX.) of tho:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: $C_b = 400 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ Fast mode: $C_b=320$ pF, $R_b=1.1~k\Omega$ Fast mode plus: $C_b = 120 \text{ pF}, R_b = 1.1 \text{ k}\Omega$

IICA serial transfer timing



2.5.3 On-chip debug (UART)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate			115.2 k		1 M	bps

2.6 Analog Characteristics

2.6.1 A/D converter characteristics

(1) When AVREF (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), AVREF (-) = AVREFM/ANI1 (ADREFM = 1), target ANI pin: ANI16 to ANI23 (supply ANI pin to EVDD)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ 1.6 \text{ V} \leq \text{EV}_{DD} = \text{V}_{DD} \leq 5.5 \text{ V}, \ \text{Vss} = \text{EV}_{SS} = 0 \text{ V}, \ \text{Reference voltage (+)} = \text{AV}_{REFP}, \ \text{Reference voltage (+)} = \text{AV}_{REFP}$ voltage (-) = AVREFM)

Parameter	Symbol	Cond	ditions	MIN.	TYP.	MAX.	Unit
Resolution	Res			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	1.8 V ≤ VDD ≤ 5.5 V		1.2	±5.0	LSB
		$AV_{REFP} = V_{DD}$	$1.6 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$		1.2	±8.5	LSB
Conversion time	tconv	10-bit resolution	$3.6 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$	2.125		39	μs
		$AV_{REFP} = V_{DD}$	$2.7 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$	3.1875		39	μs
			$1.8 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$	17		39	μs
			$1.6 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$	57		95	μs
Zero-scale error ^{Notes 1, 2}	EZS	10-bit resolution	1.8 V ≤ VDD ≤ 5.5 V			±0.35	%FSR
		$AV_{REFP} = V_{DD}$	1.6 V ≤ VDD ≤ 5.5 V			±0.60	%FSR
Full-scale error ^{Notes 1, 2}	EFS	10-bit resolution	1.8 V ≤ VDD ≤ 5.5 V			±0.35	%FSR
		$AV_{REFP} = V_{DD}$	1.6 V ≤ V _{DD} ≤ 5.5 V			±0.60	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution	1.8 V ≤ VDD ≤ 5.5 V			±3.5	LSB
		$AV_{REFP} = V_{DD}$	1.6 V ≤ V _{DD} ≤ 5.5 V			±6.0	LSB
Differential linearity error Note 1	DLE	10-bit resolution	1.8 V ≤ VDD ≤ 5.5 V			±2.0	LSB
		$AV_{REFP} = V_{DD}$	1.6 V ≤ VDD ≤ 5.5 V			±2.5	LSB
Reference voltage (+)	AVREFP			1.6		V _{DD}	V
Analog input voltage	Vain			0		AVREFP and EVDD	V
	V _{BGR} Note3	2.4 V ≤ VDD ≤ 5.5 V		1.38	1.45	1.5	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. HS (high-speed main) mode only



(2) When AVREF(+) = VDD (ADREFP1 = 0, ADREFP0 = 0), AVREF(-) = Vss (ADREFM = 0), target ANI pin : ANIO, ANI1, ANI16 to ANI23

(TA = -40 to +85°C, 1.6 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V, Reference voltage (+) = VDD, Reference voltage (-) = Vss)

Parameter	Symbol	Con	ditions	MIN.	TYP.	MAX.	Unit
Resolution	Res			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	1.8 V ≤ V _{DD} ≤ 5.5 V		1.2	±7.0	LSB
			$1.6~V \leq V_{DD} \leq 5.5~V$		1.2	±10.5	LSB
Conversion time	tconv	10-bit resolution	$3.6 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$	2.125		39	μs
			$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μs
			$1.8~V \leq V_{DD} \leq 5.5~V$	17		39	μs
			$1.6~V \le V_{DD} \le 5.5~V$	57		95	μs
Zero-scale error ^{Notes 1, 2}	EZS	10-bit resolution	$1.8 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$			±0.60	%FSR
			$1.6~V \leq V_{DD} \leq 5.5~V$			±0.85	%FSR
Full-scale error ^{Notes 1, 2}	EFS	10-bit resolution	1.8 V ≤ V _{DD} ≤ 5.5 V			±0.60	%FSR
			$1.6~V \leq V_{DD} \leq 5.5~V$			±0.85	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution	1.8 V ≤ V _{DD} ≤ 5.5 V			±4.0	LSB
			$1.6~V \leq V_{DD} \leq 5.5~V$			±6.5	LSB
Differential linearity error Note 1	DLE	10-bit resolution	1.8 V ≤ V _{DD} ≤ 5.5 V			±2.0	LSB
			$1.6~V \leq V_{DD} \leq 5.5~V$			±2.5	LSB
Analog input voltage	VAIN	ANIO, ANI1		0		V _{DD}	V
		ANI16 to ANI23		0		EV _{DD}	V
	V _{BGR} Note3	$2.4~V \leq V_{DD} \leq 5.5~V$		1.38	1.45	1.5	V

Notes 1. Excludes quantization error (±1/2 LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. HS (high-speed main) mode only

products.

(3) When AVREF (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), AVREF (-) = AVREFM/ANI1 (ADREFM = 1), target ANI pin : ANI0, ANI16 to ANI23

(T_A = -40 to +85°C, 2.4 V ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V, Reference voltage (+) = V_{BGR}, Reference voltage (-) = AVREFM = 0 V) (HS (high-speed main) mode only)

Parameter	Symbol	Co	onditions	MIN.	MIN. TYP. MAX.		
Resolution	Res				8		bit
Conversion time	tconv	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs
Zero-scale error ^{Notes 1, 2}	EZS	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
Integral linearity error ^{Note 1}	ILE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±1.0	LSB
Reference voltage (+)	V _{BGR}			1.38	1.45	1.5	V
Reference voltage (-)	AVREFM				Vss		V
Analog input voltage	Vain			0		V _{BGR}	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

2. ELECTRICAL SPECIFICATIONS (TARGET)

Caution The pins mounted depend on the product. Refer to 1.3.1 32-pin products to 1.3.5 64-pin products.

2.6.2 Temperature sensor characteristics

(TA = -40 to +85°C, 2.4 V \leq VDD \leq 5.5 V, Vss = EVss = 0 V) (HS (high-speed main) mode only)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	V _{TMPS25}	Setting ADS register = 80H, Ta = +25°C		1.05		V
Internal reference voltage	VCONST	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp				5	μs

2.6.3 POR circuit characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	Power supply rise time	1.47	1.51	1.55	٧
	V _{PDR}	Power supply fall time	1.46	1.50	1.54	V
Minimum pulse width	T _{PW}		300			μs
Detection delay time					350	μs

2.6.4 LVD circuit characteristics

(Ta = -40 to +85°C, VPDR \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection	Supply voltage level	VLVIO	Power supply rise time	3.98	4.06	4.14	V
voltage			Power supply fall time	3.90	3.98	4.06	٧
		V LVI1	Power supply rise time	3.68	3.75	3.82	V
			Power supply fall time	3.60	3.67	3.74	V
		V _{LVI2}	Power supply rise time	3.07	3.13	3.19	V
			Power supply fall time	3.00	3.06	3.12	٧
		V _{LVI3}	Power supply rise time	2.96	3.02	3.08	V
			Power supply fall time	2.90	2.96	3.02	V
		V _{LVI4}	Power supply rise time	2.86	2.92	2.97	V
			Power supply fall time	2.80	2.86	2.91	V
		V _{LVI5}	Power supply rise time	2.76	2.81	2.87	V
			Power supply fall time	2.70	2.75	2.81	V
		V _{LVI6}	Power supply rise time	2.66	2.71	2.76	V
			Power supply fall time	2.60	2.65	2.70	٧
		V LVI7	Power supply rise time	2.56	2.61	2.66	V
			Power supply fall time	2.50	2.55	2.60	V
		V _{LVI8}	Power supply rise time	2.45	2.50	2.55	V
			Power supply fall time	2.40	2.45	2.50	V
		V _{LVI9}	Power supply rise time	2.05	2.09	2.13	V
			Power supply fall time	2.00	2.04	2.08	٧
		V _{LVI10}	Power supply rise time	1.94	1.98	2.02	٧
			Power supply fall time	1.90	1.94	1.98	٧
		V _{LVI11}	Power supply rise time	1.84	1.88	1.91	٧
			Power supply fall time	1.80	1.84	1.87	V
		V _{LVI12}	Power supply rise time	1.74	1.77	1.81	٧
			Power supply fall time	1.70	1.73	1.77	٧
		V _{LVI13}	Power supply rise time	1.64	1.67	1.70	V
			Power supply fall time	1.60	1.63	1.66	V
Minimum pu	ulse width	t∟w		300			μs
Detection d	elay time	t LD				300	μs

Remark $V_{LVI(n-1)} > V_{LVIn}$: n = 1 to 13

LVD Detection Voltage of Interrupt & Reset Mode

(Ta = -40 to +85°C, VPDR \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol		Cond	litions	MIN.	TYP.	MAX.	Unit
Interrupt and reset	V _{LVI13}	V _{POC2} ,	VPOC1, VPOC0 = 0, 0, 0	, falling reset voltage: 1.6 V	1.60	1.63	1.66	٧
mode	V _{LVI12}		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	1.74	1.77	1.81	٧
			(+0.1 V)	Falling interrupt voltage	1.70	1.73	1.77	٧
	V _{LVI11}		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	1.84	1.88	1.91	V
			(+0.2 V)	Falling interrupt voltage	1.80	1.84	1.87	٧
	V _{LVI4}		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	2.86	2.92	2.97	V
			(+1.2 V)	Falling interrupt voltage	2.80	2.86	2.91	٧
	V _{LVI11}	V _{POC2} ,	VPOC1, VPOC0 = 0, 0, 1	, falling reset voltage: 1.8 V	1.80	1.84	1.87	٧
	V _{LVI10}	LVIS1, LVIS0 = 1, 0		Rising release reset voltage	1.94	1.98	2.02	٧
			(+0.1 V)	Falling interrupt voltage	1.90	1.94	1.98	V
VLV	V _{LVI9}	V _{LVI9}	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.05	2.09	2.13	٧
			(+0.2 V)	Falling interrupt voltage	2.00	2.04	2.08	٧
	V _{LVI2}		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.07	3.13	3.19	٧
			(+1.2 V)	Falling interrupt voltage	3.00	3.06	3.12	٧
	V _{LVI8}	V _{POC2} ,	VPOC1, VPOC0 = 0, 1, 0	, falling reset voltage: 2.4 V	2.40	2.45	2.50	٧
	V _{LVI7}		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.56	2.61	2.66	٧
		(+0.1 V)	Falling interrupt voltage	2.50	2.55	2.60	٧	
	V _{LVI6}	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.66	2.71	2.76	٧	
			(+0.2 V)	Falling interrupt voltage	2.60	2.65	2.70	>
	V _{LVI1}		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.68	3.75	3.82	٧
			(+1.2 V)	Falling interrupt voltage	3.60	3.67	3.74	٧
	V _{LVI5}	VPOC2,	VPOC1, VPOC0 = 0, 1, 1	, falling reset voltage: 2.7 V	2.70	2.75	2.81	٧
	V _{LVI4}		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.86	2.92	2.97	٧
			(+0.1 V)	Falling interrupt voltage	2.80	2.86	2.91	٧
	V _{LVI3}		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.96	3.02	3.08	٧
			(+0.2 V)	Falling interrupt voltage	2.90	2.96	3.02	٧
	V _{LVI0} L	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.98	4.06	4.14	٧	
			(+1.2 V)	Falling interrupt voltage	3.90	3.98	4.06	V



2.7 LCD Characteristics

2.7.1 Resistance division method

(1) Static display mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{L4} \text{ (MIN.)} \le V_{DD} \le 5.5 \text{ V}, V_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	V _{L4}		2.0		V _{DD}	V

(2) 1/2 bias method, 1/4 bias method

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{L4} \text{ (MIN.)} \le V_{DD} \le 5.5 \text{ V}, V_{SS} = 0 \text{ V})$

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD		V_{L4}		2.7		V _{DD}	V

(3) 1/3 bias method

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{L4} \text{ (MIN.)} \le V_{DD} \le 5.5 \text{ V}, V_{SS} = 0 \text{ V})$

-			<u> </u>				
	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
	LCD drive voltage	V _{L4}		2.5		V _{DD} ^{Note2}	V

Note 5.5 V (MAX) when driving a memory-type liquid crystal (the MLCDEN bit of the MLCD register = 1).

2.7.2 Internal voltage boosting method

(1) 1/3 bias method

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conc	litions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	V _{L1}	C1 to C4 ^{Note 1}	VLCD = 04H	0.90	1.00	1.08	V
		$= 0.47 \ \mu F^{\text{Note 2}}$	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	٧
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
			VLCD = 0BH	1.25	1.35	1.43	V
			VLCD = 0CH	1.30	1.40	1.48	V
			VLCD = 0DH	1.35	1.45	1.53	V
			VLCD = 0EH	1.40	1.50	1.58	V
			VLCD = 0FH	1.45	1.55	1.63	V
			VLCD = 10H	1.50	1.60	1.68	V
			VLCD = 11H	1.55	1.65	1.73	٧
			VLCD = 12H	1.60	1.70	1.78	V
			VLCD = 13H	1.65	1.75	1.83	V
Doubler output voltage	V _{L2}	C1 to C4 ^{Note 1} =	0.47 <i>μ</i> F	2 V _{L1} -0.1	2 VL1	2 V _{L1}	V
Tripler output voltage	V _{L3}	C1 to C4 ^{Note 1} =	0.47 <i>μ</i> F	3 V _{L1} -0.15	3 V _{L1}	3 VL1	V
Reference voltage setup time Note 2	tvwait1			5			ms
Voltage boost wait time ^{Note 3}	tvwait2	C1 to C4 ^{Note 1} =	0.47 <i>μ</i> F	500			ms

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

- C1: A capacitor connected between CAPH and CAPL
- C2: A capacitor connected between V_{L1} and GND
- C3: A capacitor connected between VL2 and GND
- C4: A capacitor connected between VL3 and GND
- $C1 = C2 = C3 = C4 = 0.47 \text{ pF} \pm 30 \%$
- 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
- 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).



(2) 1/4 bias method

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	V _{L1}	C1 to C5 ^{Note 1}	VLCD = 04H	0.90	1.00	1.08	V
		$= 0.47 \mu\text{F}^{\text{Note 2}}$	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
			VLCD = 0BH	1.25	1.35	1.43	V
			VLCD = 0CH	1.30	1.40	1.48	V
			VLCD = 0DH	1.35	1.45	1.53	V
			VLCD = 0EH	1.40	1.50	1.58	V
			VLCD = 0FH	1.45	1.55	1.63	V
			VLCD = 10H	1.50	1.60	1.68	V
			VLCD = 11H	1.55	1.65	1.73	V
			VLCD = 12H	1.60	1.70	1.78	V
			VLCD = 13H	1.65	1.75	1.83	V
Doubler output voltage	V _{L2}	C1 to C5 ^{Note 1} =	0.47 μF	2 V _{L1} -0.08	2 V _{L1}	2 V _{L1}	V
Tripler output voltage	V _{L3}	C1 to C5 ^{Note 1} =	0.47 <i>μ</i> F	3 V _{L1} -0.12	3 V _{L1}	3 V _{L1}	V
Quadruply output voltage	V _{L4}	C1 to C5 ^{Note 1} =	0.47 <i>μ</i> F	4 V _{L1} –0.16	4 V _{L1}	4 V _{L1}	V
Reference voltage setup time Note 2	tvwait1			5			ms
Voltage boost wait time ^{Note 3}	tvwait2	C1 to C5 ^{Note 1} =	0.47 <i>μ</i> F	500			ms

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

- C1: A capacitor connected between CAPH and CAPL
- C2: A capacitor connected between V_{L1} and GND
- C3: A capacitor connected between V_{L2} and GND
- C4: A capacitor connected between VL3 and GND
- C5: A capacitor connected between V_{L4} and GND
- $C1 = C2 = C3 = C4 = C5 = 0.47 \text{ pF} \pm 30 \%$
- 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
- 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).



products.

Caution The pins mounted depend on the product. Refer to 1.3.1 32-pin products to 1.3.5 64-pin

2.7.3 Capacitor split method

(1) 1/3 bias method

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.2 \text{ V} \le V_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
V _{L4} voltage	V _{L4}	C1 to C4 = 0.47 μ F ^{Note 2}		V _{DD}		٧
V _{L2} voltage	V _{L2}	C1 to C4 = 0.47 μ F ^{Note 2}	2/3 V _{L4} -0.1	2/3 V _{L4}	2/3 V _{L4} +0.1	V
V _{L1} voltage	V _{L1}	C1 to C4 = 0.47 μ F ^{Note 2}	1/3 V _{L4} -0.1	1/3 V _{L4}	1/3 V _{L4} +0.1	V
Capacitor split wait time ^{Note 1}	tvwait		100			ms

Notes 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON


- 2. This is a capacitor that is connected between voltage pins used to drive the LCD.
 - C1: A capacitor connected between CAPH and CAPL
 - C2: A capacitor connected between V_{L1} and GND
 - C3: A capacitor connected between VL2 and GND
 - C4: A capacitor connected between VL4 and GND
 - $C1 = C2 = C3 = C4 = 0.47 \text{ pF} \pm 30 \%$

2.8 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.47 ^{Note}		5.5	V

Note The value depends on the POR detection voltage. When the voltage drops, the data is retained before a POR reset is effected, but data is not retained when a POR reset is effected.



2.9 Flash Memory Programming Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$


Parameter	Symbol	Cond	tions	MIN.	TYP.	MAX.	Unit
CPU/peripheral hardware clock frequency	fclk	$1.8~V \le V_{DD} \le 5.5~V$		1		24	MHz
Number of code flash rewrites	Cerwr	1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years	Retained for 20 years (Self/serial programming) Notes 1, 2, $T_A = 85^{\circ}C$	1,000			Times
		are until next rewrite after the rewrite.	Retained for 1 years (Self/serial programming) Notes 1, 2, T _A = 25°C		1,000,000		
Number of data flash rewrites			Retained for 5 years (Self/serial programming) Notes 1, 2, TA = 85°C	100,000			
			Retained for 20 years (Self/serial programming) Notes 1, 2, TA = 85°C	10,000			

- Notes 1. When using flash memory programmer and Renesas Electronics self programming library
 - 2. These specifications show the characteristics of the flash memory and the results obtained from Renesas Electronics reliability testing.

Remark When updating data multiple times, use the flash memory as one for updating data.

2.10 Timing Specs for Switching Modes

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
How long from when a pin reset ends until the initial communication settings are specified	tsuinit	POR and LVD reset must end before the pin reset ends.			100	ms
How long from when the TOOL0 pin is placed at the low level until a pin reset ends	tsu	POR and LVD reset must end before the pin reset ends.	10			μs
How long the TOOL0 pin must be kept at the low level after a reset ends	t HD	POR and LVD reset must end before the pin reset ends.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The pins reset ends (POR and LVD reset must end before the pin reset ends.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark tsuinit: The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the external and internal resets end.

How long from when the TOOL0 pin is placed at the low level until a pin reset ends tsu:

How long to keep the TOOL0 pin at the low level from when the external and internal resets end thd:

<R>


3. PACKAGE DRAWINGS

3.1 32-pin products


R5F10RB8AFP, R5F10RBAAFP, R5F10RBCAFP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP32-7x7-0.80	PLQP0032GB-A	P32GA-80-GBT-1	0.2

Specifications in this document are tentative and subject to change.



detail of lead end



(UNIT:mm)

	(UNII:mm)
ITEM	DIMENSIONS
D	7.00±0.10
Е	7.00±0.10
HD	9.00±0.20
HE	9.00±0.20
Α	1.70 MAX.
A1	0.10±0.10
A2	1.40
b	0.37±0.05
С	0.145±0.055
L	0.50±0.20
θ	0° to 8°
е	0.80
х	0.20
У	0.10

NOTE


- 1.Dimensions "%1" and "%2" do not include mold flash.
- 2.Dimension "%3" does not include trim offset.


3.2 44-pin products

R5F10RF8AFP, R5F10RFAAFP, R5F10RFCAFP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP44-10x10-0.80	PLQP0044GC-A	P44GB-80-UES-2	0.36

Specifications in this document are tentative and subject to change.





- L1 →

ITEM

D

detail of lead end

Ε 10.00±0.20 HD 12.00±0.20 ΗE 12.00±0.20 1.60 MAX. Α1 0.10±0.05 1.40±0.05 A3 0.25 $0.37^{+0.08}_{-0.07}$ b $0.145^{\,+0.055}_{\,\,0.045}$ С L 0.50

(UNIT:mm)

DIMENSIONS

10.00±0.20

Lp 0.60±0.15 L1 1.00±0.20 3°+5° е 0.80 0.20

0.10

1.00

1.00

ZD

ZΕ

NOTE Each lead centerline is located within 0.20 mm of its true position at maximum material condition.

S

©2012 Renesas Electronics Corporation. All rights reserved.


S

3.3 48-pin products

R5F10RG8AFB, R5F10RGAAFB, R5F10RGCAFB


JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP48-7x7-0.50	PLQP0048KF-A	P48GA-50-8EU-1	0.16


Specifications in this document are tentative and subject to change.




3.4 52-pin products

R5F10RJ8AFA, R5F10RJAAFA, R5F10RJCAFA







NOTE

- 1.Dimensions "%1" and "%2" do not include mold flash.
- 2.Dimension "%3" does not include trim offset.

	(UNIT:mm)
ITEM	DIMENSIONS
D	10.00±0.10
Е	10.00±0.10
HD	12.00±0.20
HE	12.00±0.20
Α	1.70 MAX.
A1	0.10±0.05
A2	1.40
b	0.32±0.05
С	0.145±0.055
L	0.50±0.15
	0° to 8°
е	0.65
х	0.13
У	0.10
	DECOR SE CRO


P52GB-65-GBS

3.5 64-pin products

R5F10RLAAFA, R5F10RLCAFA


JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP64-12x12-0.65	PLQP0064JA-A	P64GK-65-UET-2	0.51

Specifications in this document are tentative and subject to change.




R5F10RLAAFB, R5F10RLCAFB


JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP64-10x10-0.50	PLQP0064KF-A	P64GB-50-UEU-2	0.35





R5F10RLAANB, R5F10RLCANB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-HWQFN64-8x8-0.40	PWQN0064LA-A	P64K8-40-9B5-1	0.16









	(UNIT:mm)
ITEM	DIMENSIONS
D	8.00 ± 0.05
Е	8.00 ± 0.05
Α	0.75±0.05
b	0.20 ± 0.05
е	0.40
Lp	0.40±0.10
х	0.05
У	0.05

ITEM		D2			E2		
		MIN	NOM	MAX	MIN	NOM	MAX
EXPOSED DIE PAD VARIATIONS	Α	6.45	6.50	6.55	6.45	6.50	6.55

		Description		
Rev.	Date	Page	Summary	
0.01	Feb 20, 2012	-	First Edition issued	
0.02	Sep 26, 2012	7, 8	Modification of caution 2 in 1.3.5 64-pin products	
		15	Modification of I/O port in 1.6 Outline of Functions	
		-	Modification of 2. ELECTRICAL SPECIFICATIONS (TARGET)	
		-	Update of package drawings in 3. PACKAGE DRAWINGS	

The mark "<R>" shows major revised points. The revised points can be easily searched by copying an "<R>" in the PDF file and specifying it in the "Find what:" field.

All trademarks and registered trademarks are the property of their respective owners.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE: Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information,
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries. (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Milliboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-651-700, Fax: +44-1628-651-804

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Ha Tel: +86-10-8235-1155, Fax: +86-10-8235-7679 i. nunLu Haidian District. Beiiing 100083. P.R.China

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2868-9318, Fax: +852 2869-9022/9044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.

тинивова специонизь манаузна эцп. Бли.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-558-3737, Fax: 482-2-558-5141