RENESAS

Preliminary Datasheet
Specifications in this document are tentative and subject to change.

RL78/L12

RENESAS MCU

R01DS0157EJ0002
Rev.0.02
2012.09.28

Integrated LCD controller/driver, True Low Power Platform (as low as 75 μA/MHz, and 0.64 μA for RTC + LVD), 1.6 V to 5.5 V operation, 8 to 32 Kbyte Flash, 31 DMIPS at 24 MHz, for All LCD Based Applications

1. OUTLINE

1.1 Features

Ultra-Low Power Technology
- 1.6 V to 5.5 V operation from a single supply
- Stop (RAM retained): 0.23 μA, (LVD enabled): 0.31 μA
- Halt (RTC + LVD): 0.64 μA
- Supports snooze
- Operating: 75 μA/MHz
- LCD operating current (Capacitor split method): 0.12 μA
- LCD operating current (Internal voltage boost method): 1.0 μA

16-bit RL78 CPU Core
- Delivers 31 DMIPS at maximum operating frequency of 24 MHz
- Instruction Execution: 86% of instructions can be executed in 1 to 2 clock cycles
- CISC Architecture (Harvard) with 3-stage pipeline
- Multiply Signed & Unsigned: 16 x 16 to 32-bit result in 1 clock cycle
- MAC: 16 x 16 to 32-bit result in 2 clock cycles
- 16-bit barrel shifter for shift & rotate in 1 clock cycle
- 1-wire on-chip debug function

Code Flash Memory
- Density: 8 KB to 32 KB
- Block size: 1 KB
- On-chip single voltage flash memory with protection from block erase/writing
- Self-programming with secure boot swap function and flash shield window function

Data Flash Memory
- Data flash with background operation
- Data flash size: 2 KB size
- Erase cycles: 1 Million (typ.)
- Erase/programming voltage: 1.8 V to 5.5 V

RAM
- 1 KB and 1.5 KB size options
- Supports operands or instructions
- Back-up retention in all modes

High-speed On-chip Oscillator
- 24 MHz with +/− 1% accuracy over voltage (1.8 V to 5.5 V) and temperature (−20°C to 85°C) <target>
- Pre-configured settings: 24 MHz, 16 MHz, 12 MHz, 8 MHz, 4 MHz & 1 MHz

Reset and Supply Management
- Power-on reset (POR) monitor/generator
- Low voltage detection (LVD) with 14 setting options (Interrupt and/or reset function)

LCD Controller/Driver
- Up to 35 seg x 8 com or 39 seg x 4 com
- Supports capacitor split method, internal voltage boost method and resistance division method
- Supports waveform types A and B
- Supports LCD contrast adjustment (18 steps)
- Supports LCD blinking

Data Memory Access (DMA) Controller
- Up to 2 fully programmable channels
- Transfer unit: 8- or 16-bit

Multiple Communication Interfaces
- Up to 1 × I²C multi-master
- Up to 2 × CSI/SPI (7-, 8-bit)
- Up to 1 × UART (7-, 8-, 9-bit)
- Up to 1 × LIN

Extended-Function Timers
- Multi-function 16-bit timers: Up to 8 channels
- Real-time clock (RTC): 1 channel (full calendar and alarm function with watch correction function)
- Interval Timer: 12-bit, 1 channel
- 15 kHz watchdog timer: 1 channel (window function)

Rich Analog
- ADC: Up to 10 channels, 10-bit resolution, 2.1 μs conversion time
- Supports 1.6 V
- Internal voltage reference (1.45 V)
- On-chip temperature sensor

Safety Features (IEC or UL 60730 compliance)
- Flash memory CRC calculation
- RAM parity error check
- RAM write protection
- SFR write protection
- Illegal memory access detection
- Clock frequency detection
- ADC self-test

General Purpose I/O
- 5V tolerant, high-current (up to 20 mA per pin)
- Open-Drain, Internal Pull-up support

Operating Ambient Temperature
- Standard: −40 °C to +85 °C

Package Type and Pin Count
From 7mm x 7mm to 12mm x 12mm
QFP: 32, 44, 48, 52, 64
QFN: 64

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12

1. OUTLINE

○ ROM, RAM capacities

Flash ROM	Data flash	RAM	RL78/L12				
			32 pins	44 pins	48 pins	52 pins	64 pins
32 KB	2 KB	1.5 KB^{Note}	R5F10RBC	R5F10RFC	R5F10RGC	R5F10RJC	R5F10RLC
16 KB	2 KB	1 KB^{Note}	R5F10RBA	R5F10RFA	R5F10RGA	R5F10RJA	R5F10RLA
8KB	2 KB	1 KB^{Note}	R5F10RB8	R5F10RF8	R5F10RG8	R5F10RJ8	–

Note   In the case of the 1 KB, and 1.5 KB, this is 630 bytes when the self-programming function and data flash function is used.

Remark The functions mounted depend on the product. See **1.6 Outline of Functions**.


1.2   Ordering Information

- **Flash memory version (lead-free product)**

Pin count	Package	Part Number
32 pins	32-pin plastic LQFP (7 × 7)	R5F10RB8AFP, R5F10RBAAFP, R5F10RBCAFP
44 pins	44-pin plastic LQFP (10 × 10)	R5F10RF8AFP, R5F10RFAAFP, R5F10RFCAFP
48 pins	48-pin plastic LQFP (fine pitch) (7 × 7)	R5F10RG8AFB, R5F10RGAAFB, R5F10RGCAFB
52 pins	52-pin plastic LQFP (10 × 10)	R5F10RJ8AFA, R5F10RJAAFA, R5F10RJCAFA
64 pins	64-pin plastic WQFN (8 × 8)	R5F10RLAANB, R5F10RLCANB
	64-pin plastic LQFP (fine pitch) (10 × 10)	R5F10RLAAFB, R5F10RLCAFB
	4-pin plastic LQFP (12 × 12)	R5F10RLAAFA, R5F10RLCAFA

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12

1. OUTLINE

1.3   Pin Configuration (Top View)

### 1.3.1   32-pin products

- 32-pin plastic LQFP (7 × 7)

Caution   Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF).

Remarks 1. For pin identification, see **1.4   Pin Identification**.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

Under development   Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   1.   OUTLINE

### 1.3.2   44-pin products

- 44-pin plastic LQFP (10 × 10)

Caution   Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF).

Remarks 1. For pin identification, see **1.4   Pin Identification**.

   2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12

1. OUTLINE

### 1.3.3 48-pin products

- 48-pin plastic LQFP (fine pitch) (7 × 7)

Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF).

Remarks 1. For pin identification, see **1.4 Pin Identification**.
   2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

Under development   Preliminary document
                       Specifications in this document are tentative and subject to change.

RL78/L12   1. OUTLINE

1.3.4 52-pin products

- 52-pin plastic LQFP (10 × 10)

**Caution   Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF).**

Remarks 1. For pin identification, see **1.4   Pin Identification**.

        2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

Under development   Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12

1. OUTLINE

1.3.5 64-pin products

- 64-pin plastic WQFN (8 × 8)

Left side pins (top to bottom):
- P21/ANI1/AV_REFM — 49
- P20/ANI0/AV_REFP — 50
- P130 — 51
- P147/SEG38 — 52
- P146/SEG37 — 53
- P145/ANI23/SEG36 — 54
- P144/ANI22/SEG35 — 55
- P143/ANI21/SEG34 — 56
- P142/ANI20/SEG33 — 57
- P14/ANI19/SEG32 — 58
- P13/ANI18/SEG31 — 59
- P12/SO00/TxD0/TOOLTxD/SEG30 — 60
- P11/SI00/RxD0/TOOLRxD/SEG29 — 61
- P10/SCK00/SEG28 — 62
- P140/TO00/PCLBUZ0/SEG27/(INTP6) — 63
- P141/TI00/PCLBUZ1/SEG26/(INTP7) — 64

Top pins (48 to 33):
- 48 COM0
- 47 COM1
- 46 COM2
- 45 COM3
- 44 COM4/COMEXP/SEG0
- 43 COM5/SEG1
- 42 COM6/SEG2
- 41 COM7/SEG3
- 40 P15/SCK01/INTP1/SEG4
- 39 P16/SI01/INTP2/SEG5
- 38 P17/SO01/TI02/TO02/SEG6
- 37 P50/INTP5/SEG7/(PCLBUZ0)
- 36 P51/TI06/TO06/SEG8
- 35 P52/INTP6/SEG9
- 34 P53/TI07/TO07/SEG10/(INTP1)
- 33 P54/SEG11/(TI02)/(TO02)/(INTP2)

exposed die pad

Right side pins (top to bottom):
- 32 — P74/SEG12
- 31 — P73/KR3/SEG13
- 30 — P72/KR2/SEG14
- 29 — P71/KR1/SEG15
- 28 — P70/KR0/SEG16
- 27 — P32/TI03/TO03/INTP4/SEG17
- 26 — P31/INTP3/RTC1HZ/SEG18
- 25 — P30/TI01/TO01/SEG19
- 24 — P125/V_L3
- 23 — V_L4
- 22 — V_L2
- 21 — V_L1
- 20 — P126/CAPL
- 19 — P127/CAPH
- 18 — P61/SDAA0/SEG20
- 17 — P60/SCLA0/SEG21

Bottom pins (1 to 16):
- 1 P120/ANI17/SEG25
- 2 P41/ANI16/TI04/TO04/SEG24
- 3 P42/TI05/TO05/SEG23
- 4 P43/INTP7/SEG22
- 5 P40/TOOL0
- 6 RESET
- 7 P124/XT2/EXCLKS
- 8 P123/XT1
- 9 P137/INTP0
- 10 P122/X2/EXCLK
- 11 P121/X1
- 12 REGC
- 13 V_SS
- 14 EV_SS
- 15 V_DD
- 16 EV_DD

**Cautions 1. Make EV_SS pin the same potential as V_SS pin.**

<R>

2. Make V_DD pin the same potential as EV_DD pin.

3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF).

Remarks 1. For pin identification, see **1.4 Pin Identification.**

2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_DD and EV_DD pins and connect the V_SS and EV_SS pins to separate ground lines.

**3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   1.   OUTLINE

- 64-pin plastic LQFP (fine pitch) (10 × 10)
- 64-pin plastic LQFP (12 × 12)

Cautions 1. Make EVss pin the same potential as Vss pin.

<R>   **2. Make VDD pin the same potential as EVDD pin.**

3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF).

Remarks 1. For pin identification, see **1.4   Pin Identification.**

2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD and EVDD pins and connect the Vss and EVss pins to separate ground lines.

3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12 1. OUTLINE

1.4 Pin Identification

ANI0, ANI1,	
ANI16 to ANI23:	Analog Input
AV_{REFM}:	Analog Reference Voltage Minus
AV_{REFP}:	Analog Reference Voltage Plus
CAPH, CAPL:	Capacitor for LCD
COM0 to COM7,	
COMEXP:	LCD Common Output
EV_{DD}:	Power Supply for Port
EV_{SS}:	Ground for Port
EXCLK:	External Clock Input (Main System Clock)
EXCLKS:	External Clock Input (Sub System Clock)
INTP0 to INTP7:	External Interrupt Input
KR0-KR3:	Key Return
P10 to P17:	Port 1
P20, P21:	Port 2
P30 to P32:	Port 3
P40 to P43:	Port 4
P50 to P54:	Port 5
P60, P61:	Port 6
P70 to P74:	Port 7

P120 to P127:	Port 12
P130, P137:	Port 13
P140 to P147:	Port 14
PCLBUZ0, PCLBUZ1:	Programmable Clock Output/Buzzer Output
REGC:	Regulator Capacitance
$\overline{RESET}$:	Reset
RTC1HZ:	Real-time Clock Correction Clock (1 Hz) Output
RxD0:	Receive Data
$\overline{SCK00}$, $\overline{SCK01}$:	Serial Clock Input/Output
SCLA0:	Serial Clock Input/Output
SDAA0:	Serial Data Input/Output
SEG0 to SEG38:	LCD Segment Output
SI00, SI01:	Serial Data Input
SO00, SO01:	Serial Data Output
TI00 to TI07:	Timer Input
TO00 to TO07:	Timer Output
TOOL0:	Data Input/Output for Tool
TOOLRxD, TOOLTxD:	Data Input/Output for External Device
TxD0:	Transmit Data
V_{DD}:	Power Supply
V_{L1} to V_{L4}:	LCD Power Supply
V_{SS}:	Ground
X1, X2:	Crystal Oscillator (Main System Clock)
XT1, XT2:	Crystal Oscillator (Subsystem Clock)

Under development   Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12

1.   OUTLINE

1.5   Block Diagram

1.5.1   32-pin products

Remark   Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12

1. OUTLINE

1.5.2 44-pin products

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

Under development   Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12

1.   OUTLINE

1.5.3   48-pin products

TIMER ARRAY UNIT0 (8ch)
- TI00/P141, TO00/P140 — ch0
- TI01/TO01/P30 — ch1
- TI02/TO02/P17 (TI02/TO02/P12) — ch2
- TI03/TO03/P32 — ch3
- TI04/TO04/P41 — ch4
- ch5
- ch6
- TI07/TO07/P10 — ch7

WINDOW WATCHDOG TIMER

LOW-SPEED ON-CHIP OSCILLATOR

REAL-TIME CLOCK — RTC1HZ/P31

SERIAL ARRAY UNIT0 (2ch)
- RxD0/P11, TxD0/P12 — UART0
- SCK00/P10, SI00/P11, SO00/P12 — CSI00
- SCK01/P15, SI01/P16, SO01/P17 — CSI01

SDAA0/P61, SCLA0/P60 — SERIAL INTERFACE IICA0

MULTIPLIER& DIVIDER, MULITIPLY-ACCUMULATOR

LCD CONTROLLER/ DRIVER
- SEG0 to SEG7, SEG16 to SEG21, SEG24 to SEG35 — 26
- COM0 to COM7, COMEXP — 9
- V$_{L1}$ to V$_{L4}$
- CAPH
- CAPL
- RAM SPACE FOR LCD DATA

BCD ADJUSTMENT

INTERVAL TIMER

A/D CONVERTER
- 2 — ANI0/P20, ANI1/P21
- 4 — ANI16/P41, ANI17/P120, ANI18/P13, ANI19/P14
- 3 — ANI20/P142 to ANI22/P144
- AV$_{REFP}$/P20
- AV$_{REFM}$/P21

RL78 CPU CORE
- CODE FLASH MEMORY
- DATA FLASH MEMORY

RAM

V$_{DD}$ V$_{SS}$ TOOLRxD/P11, TOOLTxD/P12

DIRECT MEMORY ACCESS CONTROL

PORT 1 — 8 — P10 to P17
PORT 2 — 2 — P20, P21
PORT 3 — 3 — P30 to P32
PORT 4 — 2 — P40, P41
PORT 5 — P50
PORT 6 — 2 — P60, P61
PORT 7 — P70
PORT 12 — 4 — P120, P125 to P127 / 4 — P121 to P124
PORT 13 — P137
PORT 14 — 5 — P140 to P144

BUZZER OUTPUT / CLOCK OUTPUT CONTROL — 2 — PCLBUZ0/P140 (PCLBUZ0/P50), PCLBUZ1/P141

KEY RETURN — KR0/P70, 3 — KR1/P32 to KR3/P30

POWER ON RESET/ VOLTAGE DETECTOR — POR/LVD CONTROL

RESET CONTROL

ON-CHIP DEBUG — TOOL0/P40

SYSTEM CONTROL
HIGH-SPEED ON-CHIP OSCILLATOR
- RESET
- X1/P121
- X2/EXCLK/P122
- XT1/P123
- XT2/EXCLKS/P124

VOLTAGE REGULATOR — REGC

INTERRUPT CONTROL
- INTP0/P137
- 2 — INTP1/P15(INTP1/P10), INTP2/P16(INTP2/P11)
- 2 — INTP3/P31, INTP4/P32
- INTP5/P50

Remark   Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

Under development — Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12

1. OUTLINE

1.5.4 52-pin products

TIMER ARRAY UNIT0 (8ch)
- TI00/P141, TO00/P140 — ch0
- TI01/TO01/P30 — ch1
- TI02/TO02/P17 (TI02/TO02/P12) — ch2
- TI03/TO03/P32 — ch3
- TI04/TO04/P41 — ch4
- TI05/TO05/P42 — ch5
- TI06/TO06/P51 — ch6
- TI07/TO07/P10 — ch7

INTERVAL TIMER

A/D CONVERTER
- 2 ANI0/P20, ANI1/P21
- 4 ANI16/P41, ANI17/P120, ANI18/P13, ANI19/P14
- 4 ANI20/P142 to ANI23/P145
- AV$_{REFP}$/P20
- AV$_{REFM}$/P21

WINDOW WATCHDOG TIMER

LOW-SPEED ON-CHIP OSCILLATOR

RTC1HZ/P31 — REAL-TIME CLOCK

RL78 CPU CORE
- CODE FLASH MEMORY
- DATA FLASH MEMORY

SERIAL ARRAY UNIT0 (2ch)
- RxD0/P11, TxD0/P12 — UART0
- SCK00/P10, SI00/P11, SO00/P12 — CSI00
- SCK10/P15, SI10/P16, SO10/P17 — CSI01

RAM

V$_{DD}$ V$_{SS}$ TOOLRxD/P11, TOOLTxD/P12

SDAA0/P61, SCLA0/P60 — SERIAL INTERFACE IICA0

DIRECT MEMORY ACCESS CONTROL

MULTIPLIER& DIVIDER, MULTIPLY-ACCUMULATOR

LCD CONTROLLER/ DRIVER
- SEG0 to SEG8, SEG15 to SEG21, SEG23 to SEG36 — 30
- COM0 to COM7, COMEXP — 9
- V$_{L1}$ to V$_{L4}$
- CAPH
- CAPL
- RAM SPACE FOR LCD DATA

BCD ADJUSTMENT

PORT 1 — 8 — P10 to P17
PORT 2 — 2 — P20, P21
PORT 3 — 3 — P30 to P32
PORT 4 — 3 — P40 to P42
PORT 5 — 2 — P50, P51
PORT 6 — 2 — P60, P61
PORT 7 — 2 — P70, P71
PORT 12 — 4 — P120, P125 to P127; 4 — P121 to P124
PORT 13 — P137
PORT 14 — 6 — P140 to P145

BUZZER OUTPUT / CLOCK OUTPUT CONTROL — 2 — PCLBUZ0/P140 (PCLBUZ0/P50), PCLBUZ1/P141

KEY RETURN — 2 — KR0/P70, KR1/P71; 2 — KR2/P31, KR3/P30

POWER ON RESET/ VOLTAGE DETECTOR — POR/LVD CONTROL

RESET CONTROL

ON-CHIP DEBUG — TOOL0/P40

SYSTEM CONTROL / HIGH-SPEED ON-CHIP OSCILLATOR
- RESET
- X1/P121
- X2/EXCLK/P122
- XT1/P123
- XT2/EXCLKS/P124

VOLTAGE REGULATOR — REGC

INTERRUPT CONTROL
- INTP0/P137
- 2 — INTP1/P15(INTP1/P10), INTP2/P16(INTP2/P11)
- 2 — INTP3/P31, INTP4/P32
- INTP5/P50

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12

1. OUTLINE

1.5.5 64-pin products

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12

1. OUTLINE

1.6 Outline of Functions

Caution   This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

(1/2)

Item		32-pin	44-pin	48-pin	52-pin	64-pin
		R5F10RBx	R5F10RFx	R5F10RGx	R5F10RJx	R5F10RLx
Code flash memory (KB)		8 to 32	8 to 32	8 to 32	8 to 32	16, 32
Data flash memory (KB)		2	2	2	2	2
RAM (KB)		1, 1.5 [Note 1]	1, 1.5 [Note 1]	1, 1.5 [Note 1]	1, 1.5 [Note 1]	1, 1.5 [Note 1]
Memory space		1 MB				
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) 1 to 20 MHz: V_{DD} = 2.7 to 5.5 V, 1 to 8 MHz: V_{DD} = 1.8 to 2.7 V, 1 to 4 MHz: V_{DD} = 1.6 to 1.8 V				
	High-speed on-chip oscillator clock	High-speed operation: 1 to 24 MHz (V_{DD} = 2.7 to 5.5 V), High-speed operation: 1 to 16 MHz (V_{DD} = 2.4 to 5.5 V), Low-speed operation: 1 to 8 MHz (V_{DD} = 1.8 to 5.5 V), Low-voltage operation: 1 to 4 MHz (V_{DD} = 1.6 to 5.5 V)				
Subsystem clock		–	XT1 (crystal) oscillation , external subsystem clock input (EXCLKS) 32.768 kHz (TYP.): V_{DD} = 1.6 to 5.5 V			
Low-speed on-chip oscillator clock		Internal oscillation 15 kHz (TYP.): V_{DD} = 1.6 to 5.5 V				
General-purpose register		8 bits × 32 registers (8 bits × 8 registers × 4 banks)				
Minimum instruction execution time		0.04167 μs (High-speed on-chip oscillator clock: f_{IH} = 24 MHz operation)				
		0.05 μs (High-speed system clock: f_{MX} = 20 MHz operation)				
		30.5 μs (Subsystem clock: f_{SUB} = 32.768 kHz operation)				
Instruction set		• Data transfer (8/16 bits) • Adder and subtractor/logical operation (8/16 bits) • Multiplication (8 bits × 8 bits) • Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc.				
I/O port	Total	20	29	33	37	47
	CMOS I/O	15	22	26	30	39
	CMOS input	3	5	5	5	5
	CMOS output	–	–	–	–	1
	N-ch open-drain I/O (EV$_{DD}$ tolerance)	2	2	2	2	2
Timer	16-bit timer	8 channels	8 channels (with 1 channel remote control output function)			
	Watchdog timer	1 channel				
	Real-time clock (RTC)	1 channel				
	Interval timer (IT)	1 channel				
	Timer output	4 channels (PWM outputs: 3 [Note 2])	5 channels (PWM outputs: 4 [Note 2])	6 channels (PWM outputs: 5 [Note 2])	8 channels (PWM outputs: 7 [Note 2])	
	RTC output	–	1 • 1 Hz (subsystem clock: f_{SUB} = 32.768 kHz or)			

<R>

Notes 1. In the case of the 1 KB, and 1.5 KB, this is 630 bytes when the self-programming function and data flash function is used.

2. The number of outputs varies, depending on the setting.

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12

1. OUTLINE

(2/2)

Item	32-pin	44-pin	48-pin	52-pin	64-pin
	R5F10RBx	R5F10RFx	R5F10RGx	R5F10RJx	R5F10RLx
Clock output/buzzer output	1	2			
	• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: f_{MAIN} = 20 MHz operation) • 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: f_{SUB} = 32.768 kHz operation)				
8/10-bit resolution A/D converter	4 channels	7 channels	9 channels	10 channels	10 channels
Serial interface	• CSI: 2 channel/UART (LIN-bus supported): 1 channel				
I^2C bus	1 channel	1 channel	1 channel	1 channel	1 channel
LCD controller/driver	Internal voltage boosting method, capacitor split method, and external resistance division method are switchable.				
Segment signal output	13	22 (18) [Note 1]	26 (22) [Note 1]	30 (26) [Note 1]	39 (35) [Note 1]
Common signal output	4	4 (8) [Note 1]			
Multiplier and divider/multiply-accumulator	• 16 bits × 16 bits = 32 bits (Unsigned or signed) • 32 bits ÷ 32 bits = 32 bits (Unsigned) • 16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed)				
DMA controller	2 channels				
Vectored interrupt sources Internal	23	23	23	23	23
External	4	6	7	7	9
Key interrupt	4				
Reset	• Reset by $\overline{RESET}$ pin • Internal reset by watchdog timer • Internal reset by power-on-reset • Internal reset by voltage detector • Internal reset by illegal instruction execution [Note 2] • Internal reset by RAM parity error • Internal reset by illegal-memory access				
Power-on-reset circuit	• Power-on-reset: 1.51 ±0.03 V • Power-down-reset: 1.50 ±0.03 V				
Voltage detector	1.63 V to 4.06 V (14 stages)				
On-chip debug function	Provided				
Power supply voltage	V_{DD} = 1.6 to 5.5 V				
Operating ambient temperature	T_A = −40 to +85 °C				

Notes 1. The values in parentheses are the number of signal outputs when 8 com is used.

      2. The illegal instruction is generated when instruction code FFH is executed.

         Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

Under development   Preliminary document

                  Specifications in this document are tentative and subject to change.

RL78/L12   2.   ELECTRICAL SPECIFICATIONS (TARGET)

<R>   **2.   ELECTRICAL   SPECIFICATIONS (TARGET)**

Cautions   **1. These specifications show target values, which may change after device evaluation.**

           2. The RL78/L12 have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.

           3. The pins mounted are as follows according to product. Refer to 1.3.1   32-pin products to 1.3.5   64-pin products.

Under development   Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2.   ELECTRICAL SPECIFICATIONS (TARGET)

Caution   The pins mounted depend on the product.   Refer to 1.3.1   32-pin products to 1.3.5   64-pin products.

2.1   Absolute Maximum Ratings

Absolute Maximum Ratings (T_A = 25°C) (1/3)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	V_{DD}	V_{DD} = EV_{DD}	−0.5 to +6.5	V
	EV_{DD}	V_{DD} = EV_{DD}	−0.5 to +6.5	V
	V_{SS}		−0.5 to +0.3	V
	EV_{SS}		−0.5 to +0.3	V
REGC pin input voltage	V_{IREGC}	REGC	−0.3 to +2.8 and −0.3 to V_{DD} +0.3[Note 1]	V
Input voltage	V_{I1}	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147	−0.3 to EV_{DD} +0.3 and −0.3 to V_{DD} +0.3[Note 2]	V
	V_{I2}	P60, P61 (N-ch open-drain)	−0.3 to EV_{DD} +0.3 and −0.3 to V_{DD} +0.3[Note 2]	V
	V_{I3}	P20, P21, P121 to P124, P137, EXCLK, EXCLKS, $\overline{RESET}$	−0.3 to V_{DD} +0.3[Note 2]	V
Output voltage	V_{O1}	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P130, P140 to P147	−0.3 to EV_{DD} +0.3 and −0.3 to V_{DD} +0.3[Note 2]	V
	V_{O2}	P20, P21	−0.3 to V_{DD} +0.3	V
Analog input voltage	V_{AI1}	ANI16 to ANI23	−0.3 to EV_{DD} +0.3 and −0.3 to AV_{REFP} +0.3[Note 2]	V
	V_{AI2}	ANI0, ANI1	−0.3 to V_{DD} +0.3 and −0.3 to AV_{REFP} +0.3[Note 2]	V

Notes 1.   Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF).   This value regulates the absolute maximum rating of the REGC pin.   Do not use this pin with voltage applied to it.

         2.   Must be 6.5 V or lower.

Caution   Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark   Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12　　　　　　　　　　　　　　　　　　　　　2.　ELECTRICAL SPECIFICATIONS (TARGET)

Caution　The pins mounted depend on the product.　Refer to 1.3.1　32-pin products to 1.3.5　64-pin products.

Absolute Maximum Ratings (T_A = 25°C) (2/3)

Parameter	Symbols	Conditions			Ratings	Unit
LCD voltage	V_{LI1}	V_{L1} input voltage[Note 1]			-0.3 to $+V_{LI2}$	V
	V_{LI2}	V_{L2} input voltage[Note 1]			V_{LI1} to V_{LI3}[Note 2]	V
	V_{LI3}	V_{L3} input voltage[Note 1]			V_{LI2} to V_{LI4}	V
	V_{LI4}	V_{L4} input voltage[Note 1]			V_{LI3}[Note 3] to $+6.5$	V
	V_{LI5}	CAPL, CAPH input voltage[Note 1]			-0.3 to $+6.5$	V
	V_{LO1}	V_{L1} output voltage			-0.3 to $+V_{LO2}$	V
	V_{LO2}	V_{L2} output voltage			V_{LO1} to V_{LO3}[Note 4]	V
	V_{LO3}	V_{L3} output voltage			V_{LO2} to V_{LO4}	V
	V_{LO4}	V_{L4} output voltage			V_{LO3}[Note 5] to $+6.5$	V
	V_{LO5}	CAPL, CAPH output voltage			-0.3 to $+6.5$	V
	V_{LO6}	COM0 to COM7, SEG0 to SEG38, COMEXP output voltage	External resistance division method	When other than a memory-type liquid crystal waveform is used	-0.3 to V_{DD} $+0.3$[Note 6]	V
				When a memory-type liquid crystal waveform is used	-0.3 to V_{LI4} $+0.3$[Note 6]	V
			Capacitor split method		-0.3 to V_{DD} $+0.3$[Note 6]	V
			Internal voltage boosting method		-0.3 to V_{LI4} $+0.3$[Note 6]	V

Notes　1. This value only indicates the absolute maximum ratings when applying voltage to the V_{L1}, V_{L2}, V_{L3}, and V_{L4} pins; it does not mean that applying voltage to these pins is recommended. When using the internal voltage boosting method or capacitance split method, connect these pins to V_{SS} via a capacitor (0.47 μ F $\pm$ 30%) and connect a capacitor (0.47 μ F $\pm$ 30%) between the CAPL and CAPH pins.

　　　2. This is V_{LI4} in 32-pin products or when the 1/3 bias method is used.

　　　3. This is V_{LI2} in 32-pin products or when the 1/3 bias method is used. It is V_{LI1} when the 1/2 bias method is used. It is -0.3 in static mode.

　　　4. This is V_{LO4} in 32-pin products or when the 1/3 bias method is used.

　　　5. This is V_{LO2} in 32-pin products or when the 1/3 bias method is used. It is V_{LO1} when the 1/2 bias method is used. It is -0.3 in static mode.

　　　6. Must be 6.5 V or lower.

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2. ELECTRICAL SPECIFICATIONS (TARGET)

Caution The pins mounted depend on the product. Refer to 1.3.1 32-pin products to 1.3.5 64-pin products.

Absolute Maximum Ratings (T_A = 25°C) (3/3)

Parameter	Symbols	Conditions		Ratings	Unit
Output current, high	I_{OH1}	Per pin	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P130, P140 to P147	−40	mA
		Total of all pins −170 mA	P10 to P14, P40 to P43, P120, P130, P140 to P147	−70	mA
			P15 to P17, P30 to P32, P50 to P54, P70 to P74, P125-P127	−100	mA
	I_{OH2}	Per pin	P20, P21	−0.5	mA
		Total of all pins		−1	mA
Output current, low	I_{OL1}	Per pin	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P130, P140 to P147	40	mA
		Total of all pins 170 mA	P10 to P14, P40 to P43, P120, P130, P140 to P147	70	mA
			P15 to P17, P30 to P32, P50 to P54, P60, P61, P70 to P74, P125 to P127	100	mA
	I_{OL2}	Per pin	P20, P21	1	mA
		Total of all pins		2	mA
Operating ambient temperature	T_A	In normal operation mode		−40 to +85	°C
		In flash memory programming mode			
Storage temperature	T_{stg}			−65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2. ELECTRICAL SPECIFICATIONS (TARGET)

Caution   The pins mounted depend on the product.   Refer to 1.3.1   32-pin products to 1.3.5   64-pin products.

2.2   Oscillator Characteristics

2.2.1   Main system clock oscillator characteristics

(T_A = −40 to +85°C, 1.6 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator		X1 clock oscillation frequency (f_X)[Note]	2.7 V ≤ V_{DD} ≤ 5.5 V	1.0		20.0	MHz
			1.8 V ≤ V_{DD} < 2.7 V	1.0		8.0	MHz
			1.6 V ≤ V_{DD} < 1.8 V	1.0		4.0	MHz
Crystal resonator		X1 clock oscillation frequency (f_X)[Note]	2.7 V ≤ V_{DD} ≤ 5.5 V	1.0		20.0	MHz
			1.8 V ≤ V_{DD} < 2.7 V	1.0		8.0	MHz
			1.6 V ≤ V_{DD} < 1.8 V	1.0		4.0	MHz

Note   Indicates only oscillator characteristics.   Refer to AC Characteristics for instruction execution time.

Cautions 1. When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- **Keep the wiring length as short as possible.**
- **Do not cross the wiring with the other signal lines.**
- **Do not route the wiring near a signal line through which a high fluctuating current flows.**
- **Always make the ground point of the oscillator capacitor the same potential as V_{SS}.**
- **Do not ground the capacitor to a ground pattern through which a high current flows.**
- **Do not fetch signals from the oscillator.**

2. Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Under development | Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12 | 2. ELECTRICAL SPECIFICATIONS (TARGET)

Caution The pins mounted depend on the product. Refer to 1.3.1 32-pin products to 1.3.5 64-pin products.

2.2.2 On-chip oscillator characteristics

$(T_A = -20 \text{ to } +85°C, 1.6 \text{ V} \le EV_{DD} = V_{DD} \le 5.5 \text{ V}, V_{SS} = EV_{SS} = 0 \text{ V})$

Oscillators	Parameters	Conditions		MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency [Note]	f_{IH}	$1.8 \text{ V} \le V_{DD} < 5.5 \text{ V}$	24 MHz selected	23.76	24.00	24.24	MHz
			16 MHz selected	15.84	16.00	16.16	MHz
		$1.6 \text{ V} \le V_{DD} < 1.8 \text{ V}$	24 MHz selected	22.80	24.00	25.20	MHz
			16 MHz selected	11.40	16.00	16.80	MHz

Note This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.

$(T_A = -40 \text{ to } -20°C, 1.6 \text{ V} \le EV_{DD} = V_{DD} \le 5.5 \text{ V}, V_{SS} = EV_{SS} = 0 \text{ V})$

Oscillators	Parameters	Conditions		MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency [Note]	f_{IH}	$1.8 \text{ V} \le V_{DD} < 5.5 \text{ V}$	24 MHz selected	23.64	24.00	24.36	MHz
			16 MHz selected	15.76	16.00	16.24	MHz
		$1.6 \text{ V} \le V_{DD} < 1.8 \text{ V}$	24 MHz selected	22.68	24.00	25.32	MHz
			16 MHz selected	15.12	16.00	16.88	MHz

Note This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.

$(T_A = -40 \text{ to } +85°C, 1.6 \text{ V} \le EV_{DD} = V_{DD} \le 5.5 \text{ V}, V_{SS} = EV_{SS} = 0 \text{ V})$

Oscillators	Parameters	Conditions	MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscillator clock frequency	f_{IL}		12.75	15	17.25	kHz

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2.   ELECTRICAL SPECIFICATIONS (TARGET)

Caution   The pins mounted depend on the product.   Refer to 1.3.1   32-pin products to 1.3.5   64-pin products.

2.2.3   Subsystem clock oscillator characteristics

(T_A = –40 to +85°C, 1.6 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)

Resonator	Recommended Circuit	Items	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator		XT1 clock oscillation frequency (f_{XT})[Note]		32	32.768	35	kHz

Note   Indicates only oscillator characteristics.   Refer to AC Characteristics for instruction execution time.

Cautions 1. When using the XT1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- **Keep the wiring length as short as possible.**
- **Do not cross the wiring with the other signal lines.**
- **Do not route the wiring near a signal line through which a high fluctuating current flows.**
- **Always make the ground point of the oscillator capacitor the same potential as V_{SS}.**
- **Do not ground the capacitor to a ground pattern through which a high current flows.**
- **Do not fetch signals from the oscillator.**

2. The XT1 oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the X1 oscillator. Particular care is therefore required with the wiring method when the XT1 clock is used.

Remark   For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2. ELECTRICAL SPECIFICATIONS (TARGET)

Caution **The pins mounted depend on the product. Refer to 1.3.1 32-pin products to 1.3.5 64-pin products.**

2.3 DC Characteristics

2.3.1 Pin characteristics

(T_A = −40 to +85°C, 1.6 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high[Note 1]	I_{OH1}	Per pin for P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P130, P140 to P147				−10.0 [Note 3]	mA
		Total of P10 to P14, P40 to P43, P120, P130, P140 to P147 (When duty = 70%[Note 2])	4.0 V ≤ EV_{DD} ≤ 5.5 V			−40.0	mA
			2.7 V ≤ EV_{DD} < 4.0 V			−8.0	mA
			1.8 V ≤ EV_{DD} < 2.7 V			−4.0	mA
			1.6 V ≤ EV_{DD} < 1.8 V			−2.0	mA
		Total of P15 to P17, P30 to P32, P50 to P54, P70 to P74, P125 to P127 (When duty = 70%[Note 2])	4.0 V ≤ EV_{DD} ≤ 5.5 V			−60.0	mA
			2.7 V ≤ EV_{DD} < 4.0 V			−15.0	mA
			1.8 V ≤ EV_{DD} < 2.7 V			−8.0	mA
			1.6 V ≤ EV_{DD} < 1.8 V			−4.0	mA
		Total of all pins (When duty = 70%[Note 2])				−100.0	mA
	I_{OH2}	P20, P21	Per pin			−0.1 [Note 3]	mA
			Total of all pins (When duty = 70%[Note 2])	1.6 V ≤ V_{DD} ≤ 5.5 V			−1.5	mA

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from the EV_{DD} pin to an output pin.

    2. Specification under conditions where the duty factor is 70%.

       The output current value that has changed the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

        • Total output current of pins = (I_{OH} × 0.7)/(n × 0.01)

          <Example> Where n = 50% and I_{OH} = −10.0 mA

               Total output current of pins = (−10.0 × 0.7)/(50 × 0.01) = −14.0 mA

       However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

       A current higher than the absolute maximum rating must not flow into one pin.

    3. Do not exceed the total current value.

Caution **P10, P12, P15, P17 do not output high level in N-ch open-drain mode.**

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12 2. ELECTRICAL SPECIFICATIONS (TARGET)

Caution The pins mounted depend on the product. Refer to 1.3.1 32-pin products to 1.3.5 64-pin products.

(T_A = –40 to +85°C, 1.6 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low[Note 1]	I_{OL1}	Per pin for P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P130, P140 to P147				20.0 [Note 3]	mA
		Per pin for P60, P61				15.0 [Note 3]	mA
		Total of P10 to P14, P40 to P43, P120, P130, P140 to P147 (When duty = 70%[Note 2])	4.0 V ≤ EV_{DD} ≤ 5.5 V			70.0	mA
			2.7 V ≤ EV_{DD} < 4.0 V			15.0	mA
			1.8 V ≤ EV_{DD} < 2.7 V			9.0	mA
			1.6 V ≤ EV_{DD} < 1.8 V			4.5	mA
		Total of P15 to P17, P30 to P32, P50 to P54, P60, P61, P70 to P74, P125 to P127 (When duty = 70%[Note 2])	4.0 V ≤ EV_{DD} ≤ 5.5 V			80.0	mA
			2.7 V ≤ EV_{DD} < 4.0 V			35.0	mA
			1.8 V ≤ EV_{DD} < 2.7 V			20.0	mA
			1.6 V ≤ EV_{DD} < 1.8 V			10.0	mA
		Total of all pins (When duty = 70%[Note 2])				150.0	mA
	I_{OL2}	P20, P21	Per pin for			0.4 [Note 3]	mA
			Total of all pins (When duty = 70%[Note 2])	1.6 V ≤ V_{DD} ≤ 5.5 V			5.0	mA

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EV_{SS} and V_{SS} pin.

2. Specification under conditions where the duty factor is 70%.
The output current value that has changed the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).
- Total output current of pins = (I_{OL} × 0.7)/(n × 0.01)
<Example> Where n = 50% and I_{OL} = 10.0 mA
Total output current of pins = (10.0 × 0.7)/(50 × 0.01) = 14.0 mA
However, the current that is allowed to flow into one pin does not vary depending on the duty factor.
A current higher than the absolute maximum rating must not flow into one pin.

3. Do not exceed the total current value.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12 2. ELECTRICAL SPECIFICATIONS (TARGET)

Caution The pins mounted depend on the product. Refer to 1.3.1 32-pin products to 1.3.5 64-pin products.

(T_A = –40 to +85°C, 1.6 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	V_{IH1}	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147	Normal input buffer	0.8EV_{DD}		EV_{DD}	V
	V_{IH2}	P10, P11, P15, P16	TTL input buffer 4.0 V ≤ EV_{DD} ≤ 5.5 V	2.2		EV_{DD}	V
			TTL input buffer 3.3 V ≤ EV_{DD} < 4.0 V	2.0		EV_{DD}	V
			TTL input buffer 1.6 V ≤ EV_{DD} < 3.3 V	1.50		EV_{DD}	V
	V_{IH3}	P20, P21		0.7V_{DD}		V_{DD}	V
	V_{IH4}	P60, P61		0.7EV_{DD}		EV_{DD}	V
	V_{IH5}	P121 to P124, P137, EXCLK, EXCLKS, $\overline{RESET}$		0.8V_{DD}		V_{DD}	V
Input voltage, low	V_{IL1}	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147	Normal input buffer	0		0.2EV_{DD}	V
	V_{IL2}	P10, P11, P15, P16	TTL input buffer 4.0 V ≤ EV_{DD} ≤ 5.5 V	0		0.8	V
			TTL input buffer 3.3 V ≤ EV_{DD} < 4.0 V	0		0.5	V
			TTL input buffer 1.6 V ≤ EV_{DD} < 3.3 V	0		0.32	V
	V_{IL3}	P20, P21		0		0.3V_{DD}	V
	V_{IL4}	P60, P61		0		0.3EV_{DD}	V
	V_{IL5}	P121 to P124, P137, EXCLK, EXCLKS, $\overline{RESET}$		0		0.2V_{DD}	V

Cautions The maximum value of V_{IH} of P10, P12, P15, P17 is V_{DD}, even in the N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12　　　　　　　　　　　　　　　　　　　　2.　ELECTRICAL SPECIFICATIONS (TARGET)

Caution　The pins mounted depend on the product.　Refer to 1.3.1　32-pin products to 1.3.5　64-pin products.

(T_A = –40 to +85°C, 1.6 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	V_{OH1}	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P130, P140 to P147	4.0 V ≤ EV_{DD} ≤ 5.5 V, I_{OH1} = –10 mA	EV_{DD}–1.5			V
			4.0 V ≤ EV_{DD} ≤ 5.5 V, I_{OH1} = –3.0 mA	EV_{DD}–0.7			V
			2.7 V ≤ EV_{DD} ≤ 5.5 V, I_{OH1} = –2.0 mA	EV_{DD}–0.6			V
			1.8 V ≤ EV_{DD} ≤ 5.5 V, I_{OH1} = –1.5 mA	EV_{DD}–0.5			V
			1.6 V ≤ EV_{DD} < 5.5 V, I_{OH1} = –1.0 mA	EV_{DD}–0.5			V
	V_{OH2}	P20, P21	1.6 V ≤ V_{DD} ≤ 5.5 V, I_{OH2} = –100 μA	V_{DD}–0.5			V
Output voltage, low	V_{OL1}	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P130, P140 to P147	4.0 V ≤ EV_{DD} ≤ 5.5 V, I_{OL1} = 20 mA			1.3	V
			4.0 V ≤ EV_{DD} ≤ 5.5 V, I_{OL1} = 8.5 mA			0.7	V
			2.7 V ≤ EV_{DD} ≤ 5.5 V, I_{OL1} = 3.0 mA			0.6	V
			2.7 V ≤ EV_{DD} ≤ 5.5 V, I_{OL1} = 1.5 mA			0.4	V
			1.8 V ≤ EV_{DD} ≤ 5.5 V, I_{OL1} = 0.6 mA			0.4	V
			1.6 V ≤ EV_{DD} < 5.5 V, I_{OL1} = 0.3 mA			0.4	V
	V_{OL2}	P20, P21	1.6 V ≤ V_{DD} ≤ 5.5 V, I_{OL2} = 400 μA			0.4	V
	V_{OL3}	P60, P61	4.0 V ≤ EV_{DD} ≤ 5.5 V, I_{OL3} = 15.0 mA			2.0	V
			4.0 V ≤ EV_{DD} ≤ 5.5 V, I_{OL3} = 5.0 mA			0.4	V
			2.7 V ≤ EV_{DD} ≤ 5.5 V, I_{OL3} = 3.0 mA			0.4	V
			1.8 V ≤ EV_{DD} ≤ 5.5 V, I_{OL3} = 2.0 mA			0.4	V
			1.6 V ≤ EV_{DD} < 5.5 V, I_{OL3} = 1.0 mA			0.4	V

Caution　P10, P12, P15, P17 do not output high level in N-ch open-drain mode.

Remark　Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2.   ELECTRICAL SPECIFICATIONS (TARGET)

Caution   The pins mounted depend on the product.   Refer to 1.3.1   32-pin products to 1.3.5   64-pin products.

(T_A = −40 to +85°C, 1.6 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)

Items	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Input leakage current, high	I_{LIH1}	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P140 to P147	V_I = EV_{DD}				1	μA
	I_{LIH2}	P20, P21, P137, $\overline{RESET}$	V_I = V_{DD}				1	μA
	I_{LIH3}	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	V_I = V_{DD}	In input port or external clock input			1	μA
				In resonator connection			10	μA
Input leakage current, low	I_{LIL1}	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P140 to P147	V_I = EV_{SS}				−1	μA
	I_{LIL2}	P20, P21, P137, $\overline{RESET}$	V_I = V_{SS}				−1	μA
	I_{LIL3}	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	V_I = V_{SS}	In input port or external clock input			−1	μA
				In resonator connection			−10	μA
On-chip pll-up resistance	R_{U1}	V_I = EV_{SS}	SEGxx port					
				2.4 V ≤ EV_{DD} ≤ 5.5 V	10	20	100	kΩ
				1.6 V ≤ EV_{DD} < 2.4 V	10	30	100	kΩ
	R_{U2}		Ports other than above (Except for P60, P61, and P130)		10	20	100	kΩ

Remark   Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2.   ELECTRICAL SPECIFICATIONS (TARGET)

Caution   The pins mounted depend on the product. Refer to 1.3.1 32-pin products to 1.3.5 64-pin products.

2.3.2 Supply current characteristics

(T_A = –40 to +85°C, 1.6 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)   **(1/2)**

Parameter	Symbol	Conditions						MIN.	TYP.	MAX.	Unit
Supply current	I_{DD1}[Note 1]	Operating mode	HS (high-speed main) mode [Note 5]	f_{IH} = 24 MHz [Note 3]	Basic operation	V_{DD} = 5.0 V			1.5		mA
						V_{DD} = 3.0 V			1.5		mA
					Normal operation	V_{DD} = 5.0 V			3.3	5.0	mA
						V_{DD} = 3.0 V			3.3	5.0	mA
				f_{IH} = 16 MHz [Note 3]	Normal operation	V_{DD} = 5.0 V			2.5	3.7	mA
						V_{DD} = 3.0 V			2.5	3.7	mA
			LS (low-speed main) mode [Note 5]	f_{IH} = 8 MHz [Note 3]	Normal operation	V_{DD} = 3.0 V			1.2	1.8	mA
						V_{DD} = 2.0 V			1.2	1.8	mA
			LV (low-voltage main) mode [Note 5]	f_{IH} = 4 MHz [Note 3]	Normal operation	V_{DD} = 3.0 V			1.2	1.7	mA
						V_{DD} = 2.0 V			1.2	1.7	mA
			HS (high-speed main) mode [Note 5]	f_{MX} = 20 MHz [Note 2], V_{DD} = 5.0 V	Normal operation	Square wave input			2.8	4.4	mA
						Resonator connection			3.0	4.6	mA
				f_{MX} = 20 MHz [Note 2], V_{DD} = 3.0 V	Normal operation	Square wave input			2.8	4.4	mA
						Resonator connection			3.0	4.6	mA
				f_{MX} = 10 MHz [Note 2], V_{DD} = 5.0 V	Normal operation	Square wave input			1.8	2.6	mA
						Resonator connection			1.8	2.6	mA
				f_{MX} = 10 MHz [Note 2], V_{DD} = 3.0 V	Normal operation	Square wave input			1.8	2.6	mA
						Resonator connection			1.8	2.6	mA
			LS (low-speed main) mode [Note 5]	f_{MX} = 8 MHz [Note 2], V_{DD} = 3.0 V	Normal operation	Square wave input			1.1	1.7	mA
						Resonator connection			1.1	1.7	mA
				f_{MX} = 8 MHz [Note 2], V_{DD} = 2.0 V	Normal operation	Square wave input			1.1	1.7	mA
						Resonator connection			1.1	1.7	mA
			Subsystem clock operation	f_{SUB} = 32.768 kHz [Note 4] T_A = –40°C	Normal operation	Square wave input			3.5	4.9	μA
						Resonator connection			3.6	5.0	μA
				f_{SUB} = 32.768 kHz [Note 4] T_A = +25°C	Normal operation	Square wave input			3.6	4.9	μA
						Resonator connection			3.7	5.0	μA
				f_{SUB} = 32.768 kHz [Note 4] T_A = +50°C	Normal operation	Square wave input			3.7	5.5	μA
						Resonator connection			3.8	5.6	μA
				f_{SUB} = 32.768 kHz [Note 4] T_A = +70°C	Normal operation	Square wave input			3.8	6.3	μA
						Resonator connection			3.9	6.4	μA
				f_{SUB} = 32.768 kHz [Note 4] T_A = +85°C	Normal operation	Square wave input			4.1	7.7	μA
						Resonator connection			4.2	7.8	μA

(**Notes** and **Remarks** are listed on the next page.)

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2. ELECTRICAL SPECIFICATIONS (TARGET)

Notes 1. Total current flowing into V_{DD} and EV_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD} or V_{SS}, EV_{SS}.   The values below the MAX. column include the peripheral operation current (except for back ground operation (BGO)).   However, not including the current flowing into the A/D converter, LVD circuit, I/O port, on-chip pull-up/pull-down resistors, and LCD controller driver.

2. When high-speed on-chip oscillator and subsystem clock are stopped.

3. When high-speed system clock and subsystem clock are stopped.

4. When high-speed on-chip oscillator and high-speed system clock are stopped.   When real-time clock and watchdog timer are stopped.   When AMPHS1 = 1 (Ultra-low power consumption oscillation).

5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

     HS (high-speed main) mode: $2.7\ V \le V_{DD} \le 5.5\ V$ @1 MHz to 24 MHz

                                    $2.4\ V \le V_{DD} \le 5.5\ V$ @1 MHz to 16 MHz

     LS (low-speed main) mode: $1.8\ V \le V_{DD} \le 5.5\ V$ @1 MHz to 8 MHz

     LV (low-voltage main) mode: $1.6\ V \le V_{DD} \le 5.5\ V$ @1 MHz to 4 MHz

Remarks 1. f_{MX}:   High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

2. f_{IH}:   High-speed on-chip oscillator clock frequency

3. f_{SUB}:   Subsystem clock frequency (XT1 clock oscillation frequency)

4. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25°C$

Under development Preliminary document

Specifications in this document are tentative and subject to change.

RL78/L12　　　　　　　　　　　　　　　　　　　　2.　ELECTRICAL SPECIFICATIONS (TARGET)

Caution　The pins mounted depend on the product.　Refer to 1.3.1　32-pin products to 1.3.5　64-pin products.

(T_A = –40 to +85°C, 1.6 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)　　　　　　　　　　(2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply current [Note 1]	I_{DD2} [Note 2]	HALT mode	HS (high-speed main) mode [Note 7]	f_{IH} = 24 MHz [Note 4]	V_{DD} = 5.0 V		0.44	1.28	mA
					V_{DD} = 3.0 V		0.44	1.28	mA
				f_{IH} = 16 MHz [Note 4]	V_{DD} = 5.0 V		0.40	1.00	mA
					V_{DD} = 3.0 V		0.40	1.00	mA
			LS (low-speed main) mode [Note 7]	f_{IH} = 8 MHz [Note 4]	V_{DD} = 3.0 V		260	530	μA
					V_{DD} = 2.0 V		260	530	μA
			LV (low-voltage main) mode [Note 7]	f_{IH} = 4 MHz [Note 4]	V_{DD} = 3.0 V		420	640	μA
					V_{DD} = 2.0 V		420	640	μA
			HS (high-speed main) mode [Note 7]	f_{MX} = 20 MHz [Note 3], V_{DD} = 5.0 V	Square wave input		0.28	1.00	mA
					Resonator connection		0.45	1.17	mA
				f_{MX} = 20 MHz [Note 3], V_{DD} = 3.0 V	Square wave input		0.28	1.00	mA
					Resonator connection		0.45	1.17	mA
				f_{MX} = 10 MHz [Note 3], V_{DD} = 5.0 V	Square wave input		0.19	0.60	mA
					Resonator connection		0.26	0.67	mA
				f_{MX} = 10 MHz [Note 3], V_{DD} = 3.0 V	Square wave input		0.19	0.60	mA
					Resonator connection		0.26	0.67	mA
			LS (low-speed main) mode [Note 7]	f_{MX} = 8 MHz [Note 3], V_{DD} = 3.0 V	Square wave input		95	330	μA
					Resonator connection		145	380	μA
				f_{MX} = 8 MHz [Note 3], V_{DD} = 2.0 V	Square wave input		95	330	μA
					Resonator connection		145	380	μA
			Subsystem clock operation	f_{SUB} = 32.768 kHz [Note 5] T_A = –40C	Square wave input		0.31	0.57	μA
					Resonator connection		0.50	0.76	μA
				f_{SUB} = 32.768 kHz [Note 5] T_A = +25°C	Square wave input		0.37	0.57	μA
					Resonator connection		0.56	0.76	μA
				f_{SUB} = 32.768 kHz [Note 5] T_A = +50°C	Square wave input		0.46	1.17	μA
					Resonator connection		0.65	1.36	μA
				f_{SUB} = 32.768 kHz [Note 5] T_A = +70°C	Square wave input		0.57	1.97	μA
					Resonator connection		0.76	2.16	μA
				f_{SUB} = 32.768 kHz [Note 5] T_A = +85°C	Square wave input		0.85	3.37	μA
					Resonator connection		1.04	3.56	μA
	I_{DD3} [Note 6]	STOP mode	T_A = –40°C				0.17	0.50	μA
			T_A = +25°C				0.23	0.50	μA
			T_A = +50°C				0.32	1.10	μA
			T_A = +70°C				0.43	1.90	μA
			T_A = +85°C				0.71	3.30	μA

(**Notes** and **Remarks** are listed on the next page.)

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2. ELECTRICAL SPECIFICATIONS (TARGET)

Notes 1. Total current flowing into V_{DD} and EV_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD} or V_{SS}, EV_{SS}.   The values below the MAX. column include the peripheral operation current (except for back ground operation (BGO)).   However, not including the current flowing into the A/D converter, LVD circuit, I/O port, on-chip pull-up/pull-down resistors, and LCD controller driver.

2. During HALT instruction execution by flash memory.

3. When high-speed on-chip oscillator and subsystem clock are stopped.

4. When high-speed system clock and subsystem clock are stopped.

5. When operating real-time clock (RTC) and setting ultra-low current consumption (AMPHS1 = 1).   When high-speed on-chip oscillator and high-speed system clock are stopped.   When watchdog timer is stopped.

6. When high-speed on-chip oscillator, high-speed system clock, and subsystem clock are stopped.   When watchdog timer is stopped.

7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7\ V \leq V_{DD} \leq 5.5\ V$ @1 MHz to 24 MHz

$2.4\ V \leq V_{DD} \leq 5.5\ V$ @1 MHz to 16 MHz

LS (low-speed main) mode: $1.8\ V \leq V_{DD} \leq 5.5\ V$ @1 MHz to 8 MHz

LV (low-voltage main) mode: $1.6\ V \leq V_{DD} \leq 5.5\ V$ @1 MHz to 4 MHz

Remarks 1. f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

2. f_{IH}: High-speed on-chip oscillator clock frequency

3. f_{SUB}: Subsystem clock frequency (XT1 clock oscillation frequency)

4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_A = 25°C$

Under development Preliminary document

Specifications in this document are tentative and subject to change.

RL78/L12 2. ELECTRICAL SPECIFICATIONS (TARGET)

Caution The pins mounted depend on the product. Refer to 1.3.1 32-pin products to 1.3.5 64-pin products.

(T_A = –40 to +85°C, 1.6 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
RTC operating current	I_{RTC} [Notes 1, 2]	f_{SUB} = 32.768 kHz	Real-time clock operation			0.08		μA
			Interval timer operation			0.08		
Watchdog timer operating current	I_{WDT} [Notes 2, 3]	f_{IL} = 15 kHz				0.24		μA
A/D converter operating current	I_{ADC} [Note 4]	Normal mode, AV_{REFP} = V_{DD} = 5.0 V				1.3	1.7	mA
		Low voltage mode, AV_{REFP} = V_{DD} = 3.0 V				0.5	0.7	mA
A/D converter reference voltage current	I_{ADREF}					75.0		μA
Temperature sensor operating current	I_{TMPS}					75.0		μA
LVD operating current	I_{LVI} [Note 5]					0.08		μA
BGO operating current	I_{BGO} [Note 6]					2.00	12.20	mA
LCD operating current	I_{LCD1} [Notes 7, 8]	1/4 duty, 1/3 bias, f_{SUB} is selected as the system clock	External resistance division method	V_{DD} = EV_{DD} = 5.0 V V_{L4} = 5.0 V		0.04	0.2	μA
	I_{LCD2} [Note7]		Internal voltage boosting method	V_{DD} = EV_{DD} = 5.0 V V_{L4} = 5.1 V (VLCD = 12H)		1.12	3.7	μA
				V_{DD} = EV_{DD} = 3.0 V V_{L4} = 3.0 V (VLCD = 04H)		0.63	2.2	μA
	I_{LCD3} [Note7]		Capacitor split method	V_{DD} = EV_{DD} = 3.0 V V_{L4} = 3.0 V		0.12	0.5	μA
SNOOZE operating current	I_{SNOZ}	ADC operation	The mode is performed [Note 9]			0.50	0.60	mA
			The A/D conversion operations are performed, Low voltage mode, AV_{REFP} = V_{DD} = 3.0 V			1.20	1.44	mA
		CSI/UART operation				0.70	0.84	mA

(Note, caution and remark are lisited on the next page)

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2. ELECTRICAL SPECIFICATIONS (TARGET)

Notes 1. Current flowing only to the real-time clock (excluding the operating current of the XT1 oscillator).   The TYP. value of the current value of the RL78/L12 is the sum of the TYP. values of either I_{DD1} or I_{DD2}, and I_{RTC}, when the real-time clock operates in operation mode or HALT mode.   The I_{DD1} and I_{DD2} MAX. values also include the real-time clock operating current.   However, I_{DD2} subsystem clock operation includes the operational current of the real-time clock.

2. When high-speed on-chip oscillator and high-speed system clock are stopped.

3. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator).   The current value of the RL78/L12 is the sum of I_{DD1}, I_{DD2} or I_{DD3} and I_{WDT} when $f_{CLK} = f_{SUB}$ when the watchdog timer operates in STOP mode.

4. Current flowing only to the A/D converter.   The current value of the RL78/L12 is the sum of I_{DD1} or I_{DD2} and I_{ADC} when the A/D converter operates in an operation mode or the HALT mode.

5. Current flowing only to the LVD circuit.   The current value of the RL78/L12 is the sum of I_{DD1}, I_{DD2} or I_{DD3} and I_{LVI} when the LVD circuit operates in the Operating, HALT or STOP mode.

6. Current flowing only when the BGO operates.   The current value of the RL78/L12 is the sum of I_{DD1} or I_{DD2} and I_{BGO} when the BGO operates in an operation mode.

7. Current flowing only to the LCD controller/driver (V_{DD} pin).   The current value of the RL78/L12 microcontrollers is the sum of the LCD operating current (I_{LCD1}, I_{LCD2} or I_{LCD3}) to the supply current (I_{DD1}, or I_{DD2}) when the LCD controller/driver operates in an operation mode or HALT mode. Not including the current that flows through the LCD panel.

8. Not including the current that flows through the external divider resistor when the external resistance division method is used.

9. Shift time to the SNOOZE mode is 18.96 μs to 28.95 μs.

Remarks 1. f_{IL}:   Low-speed on-chip oscillator clock frequency

2. f_{SUB}: Subsystem clock frequency (XT1 clock oscillation frequency)

3. f_{CLK}: CPU/peripheral hardware clock frequency

4. Temperature condition of the TYP. value is $T_A = 25°C$

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2. ELECTRICAL SPECIFICATIONS (TARGET)

Caution The pins mounted depend on the product. Refer to 1.3.1 32-pin products to 1.3.5 64-pin products.

2.4 AC Characteristics

2.4.1 Basic operation

(T_A = –40 to +85°C, 1.6 V $\leq$ EV_{DD} = V_{DD} $\leq$ 5.5 V, V_{SS} = EV_{SS} = 0 V)

Items	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum instruction execution time)	T_{CY}	Main system clock (f_{MAIN}) operation	High-speed main mode	2.7 V $\leq$ V_{DD} $\leq$ 5.5 V	0.04167		1	μs
				2.4 V $\leq$ V_{DD} < 2.7 V	0.0625		1	μs
			Low voltage main mode	1.6 V $\leq$ V_{DD} $\leq$ 5.5 V	0.25		1	μs
			Low-speed main mode	1.8 V $\leq$ V_{DD} $\leq$ 5.5 V	0.125		1	μs
		Subsystem clock (f_{SUB}) operation		1.8 V $\leq$ V_{DD} $\leq$ 5.5 V	28.5	30.5	31.3	μs
		In the self programming mode	High-speed main mode	2.7 V $\leq$ V_{DD} $\leq$ 5.5 V	0.04167		1	μs
				2.4 V $\leq$ V_{DD} < 2.7 V	0.0625		1	μs
			Low voltage main mode	1.8 V $\leq$ V_{DD} $\leq$ 5.5 V	0.25		1	μs
			Low-speed main mode	1.8 V $\leq$ V_{DD} $\leq$ 5.5 V	0.125		1	μs
External main system clock frequency	f_{EX}	2.7 V $\leq$ V_{DD} $\leq$ 5.5 V			1.0		20.0	MHz
		1.8 V $\leq$ V_{DD} < 2.7 V			1.0		8.0	MHz
		1.6 V $\leq$ V_{DD} < 1.8 V			1.0		4.0	MHz
	f_{EXS}				32		35	kHz
External main system clock input high-level width, low-level width	t_{EXH}, t_{EXL}	2.7 V $\leq$ V_{DD} $\leq$ 5.5 V			24			ns
		1.8 V $\leq$ V_{DD} < 2.7 V			60			ns
		1.6 V $\leq$ V_{DD} < 1.8 V			120			ns
	t_{EXHS}, t_{EXLS}				13.7			μs
TI00 to TI07 input high-level width, low-level width	t_{TIH}, t_{TIL}				1/f_{MCK}+10			ns
TO00 to TO07 output frequency	f_{TO}	High-speed main mode	4.0 V $\leq$ EV_{DD} $\leq$ 5.5 V				12	MHz
			2.7 V $\leq$ EV_{DD} < 4.0 V				8	MHz
			2.4 V $\leq$ EV_{DD} < 2.7 V				4	MHz
		Low voltage main mode	1.6 V $\leq$ EV_{DD} $\leq$ 5.5 V				2	MHz
		Low-speed main mode	1.8 V $\leq$ EV_{DD} $\leq$ 5.5 V				4	MHz
PCLBUZ0, PCLBUZ1 output frequency	f_{PCL}	High-speed main mode	4.0 V $\leq$ EV_{DD} $\leq$ 5.5 V				16	MHz
			2.7 V $\leq$ EV_{DD} < 4.0 V				8	MHz
			2.4 V $\leq$ EV_{DD} < 2.7 V				4	MHz
		Low voltage main mode	1.8 V $\leq$ EV_{DD} $\leq$ 5.5 V				4	MHz
			1.6 V $\leq$ EV_{DD} < 1.8 V				2	MHz
		Low-speed main mode	1.8 V $\leq$ EV_{DD} $\leq$ 5.5 V				4	MHz
Interrupt input high-level width, low-level width	t_{INTH}, t_{INTL}	INTP0	1.6 V $\leq$ V_{DD} $\leq$ 5.5 V		1			μs
		INTP1 to INTP7	1.6 V $\leq$ EV_{DD} $\leq$ 5.5 V		1			μs
Key interrupt input low-level width	t_{KR}	KR0 to KR3	1.8 V $\leq$ EV_{DD} $\leq$ 5.5 V		250			ns
			1.6 V $\leq$ EV_{DD} < 1.8 V		1			μs
$\overline{RESET}$ low-level width	t_{RSL}				10			μs

(**Remark** is listed on the next page.)

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2. ELECTRICAL SPECIFICATIONS (TARGET)

Caution   **The pins mounted depend on the product. Refer to 1.3.1 32-pin products to 1.3.5 64-pin products.**

Remark f_{MCK}: Timer array unit operation clock frequency

(Operation clock to be set by the CKS0n bit of timer mode register 0n (TMR0n). n: Channel number (n = 0 to 7))

*Under development* Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2. ELECTRICAL SPECIFICATIONS (TARGET)

Caution **The pins mounted depend on the product. Refer to 1.3.1 32-pin products to 1.3.5 64-pin products.**

2.5 Peripheral Functions Characteristics

2.5.1 Serial array unit

(1) During communication at same potential (UART mode) (dedicated baud rate generator output)

$(T_A = -40$ to $+85°C$, $1.6 \text{ V} \leq EV_{DD} = V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					$f_{MCK}/6$ **Note**	bps
		Theoretical value of the maximum transfer rate $f_{CLK}=24MHz$, $f_{MCK}=f_{CLK}$			4.0	Mbps

UART mode connection diagram (during communication at same potential)

UART mode bit width (during communication at same potential) (reference)

Note Transfer rate in the SNOOZE mode is max. 9600 bps, min. 4800 bps.

Caution **Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).**

Remarks 1. q: UART number (q = 0), g: PIM and POM number (g = 1)

     2. f_{MCK}: Serial array unit operation clock frequency

     (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

     n: Channel number (mn = 00, 01))

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12　　　　　　　　　　　　　　　　　　2. ELECTRICAL SPECIFICATIONS (TARGET)

Caution　The pins mounted depend on the product.　Refer to 1.3.1　32-pin products to 1.3.5　64-pin products.

**(2) During communication at same potential (CSI mode) (master mode (f_{MCK}/2, f_{MCK}/4), $\overline{SCKp}$... internal clock output)**

(T_A = –40 to +85°C, 1.6 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{SCKp}$ cycle time	t_{KCY1}	2.7 V ≤ EV_{DD} ≤ 5.5 V	167 [Note 1]			ns
		2.4 V ≤ EV_{DD} ≤ 5.5 V	250 [Note 1]			ns
		1.8 V ≤ EV_{DD} ≤ 5.5 V	500 [Note 1]			ns
		1.6 V ≤ EV_{DD} ≤ 5.5 V	1000 [Note 1]			ns
$\overline{SCKp}$ high-/low-level width	t_{KH1}, t_{KL1}	4.0 V ≤ EV_{DD} ≤ 5.5 V	t_{KCY1}/2 – 12			ns
		2.7 V ≤ EV_{DD} ≤ 5.5 V	t_{KCY1}/2 – 18			ns
		2.4 V ≤ EV_{DD} ≤ 5.5 V	t_{KCY1}/2 – 38			ns
		1.8 V ≤ EV_{DD} ≤ 5.5 V	t_{KCY1}/2 – 50			ns
		1.6 V ≤ EV_{DD} ≤ 5.5 V	t_{KCY1}/2 – 100			ns
SIp setup time (to $\overline{SCKp}$↑) [Note 2]	t_{SIK1}	4.0 V ≤ EV_{DD} ≤ 5.5 V	44			ns
		2.7 V ≤ EV_{DD} ≤ 5.5 V	44			ns
		2.4 V ≤ EV_{DD} ≤ 5.5 V	75			ns
		1.8 V ≤ EV_{DD} ≤ 5.5 V	110			ns
		1.6 V ≤ EV_{DD} ≤ 5.5 V	220			ns
SIp hold time (from SCKp↑) [Note 3]	t_{KSI1}		19			ns
Delay time from $\overline{SCKp}$↓ to SOp output [Note 4]	t_{KSO1}	C = 30 pF [Note 5]			25	ns

Notes　1. For CSI00, set a cycle of 2/f_{CLK} or longer.　For other than CSI00, set a cycle of 4/f_{CLK} or longer.
　　　　2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.　The SIp setup time becomes "to $\overline{SCKp}$↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
　　　　3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.　The SIp hold time becomes "from $\overline{SCKp}$↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
　　　　4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.　The delay time to SOp output becomes "from $\overline{SCKp}$↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
　　　　5. C is the load capacitance of the $\overline{SCKp}$ and SOp output lines.

Caution　Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and $\overline{SCKp}$ pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks　1. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1),
　　　　　　g: PIM and POM numbers (g = 1)
　　　　2. f_{MCK}: Serial array unit operation clock frequency
　　　　　　(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).　m: Unit number,
　　　　　　n: Channel number (mn = 00, 01))

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2. ELECTRICAL SPECIFICATIONS (TARGET)

Caution   The pins mounted depend on the product.   Refer to 1.3.1   32-pin products to 1.3.5   64-pin products.

(3) During communication at same potential (CSI mode) (slave mode, $\overline{SCKp}$... external clock input)

   (T_A = –40 to +85°C, 1.6 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
$\overline{SCKp}$ cycle time [Note 5]	t_{KCY2}	4.0 V ≤ EV_{DD} ≤ 5.5 V	20 MHz < f_{MCK}	8/f_{MCK}			ns
			f_{MCK} ≤ 20 MHz	6/f_{MCK}			ns
		2.7 V ≤ EV_{DD} < 4.0 V	16 MHz < f_{MCK}	8/f_{MCK}			ns
			f_{MCK} ≤ 16 MHz	6/f_{MCK}			ns
		1.8 V ≤ EV_{DD} < 2.7 V	16 MHz < f_{MCK}	8/f_{MCK}			ns
			f_{MCK} ≤ 16 MHz	6/f_{MCK}			ns
		1.6 V ≤ EV_{DD} < 1.8 V		6/f_{MCK}			ns
$\overline{SCKp}$ high-/low-level width	t_{KH2}, t_{KL2}	1.6 V ≤ EV_{DD} ≤ 5.5 V		t_{KCY2}/2			ns
SIp setup time (to $\overline{SCKp}$↑) [Note 1]	t_{SIK2}	2.7 V ≤ EV_{DD} ≤ 5.5 V		1/f_{MCK}+20			ns
		1.8 V ≤ EV_{DD} < 2.7 V		1/f_{MCK}+30			ns
		1.6 V ≤ EV_{DD} < 1.8 V		1/f_{MCK}+40			ns
SIp hold time (from $\overline{SCKp}$↑) [Note 2]	t_{KSI2}	2.7 V ≤ EV_{DD} ≤ 5.5 V		1/f_{MCK}+31			ns
		1.8 V ≤ EV_{DD} < 2.7 V		1/f_{MCK}+31			ns
		1.6 V ≤ EV_{DD} < 1.8 V		1/f_{MCK}+ 250			ns
Delay time from $\overline{SCKp}$↓ to SOp output [Note 3]	t_{KSO2}	C = 30 pF [Note 4]	4.0 V ≤ EV_{DD} ≤ 5.5 V			2/f_{MCK}+44	ns
			2.7 V ≤ EV_{DD} < 4.0 V			2/f_{MCK}+44	ns
			2.4 V ≤ EV_{DD} < 2.7 V			2/f_{MCK}+75	ns
			1.8 V ≤ EV_{DD} < 2.4 V			2/f_{MCK}+110	ns
			1.6 V ≤ EV_{DD} < 1.8 V			2/f_{MCK}+ 220	ns

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.   The SIp setup time becomes "to $\overline{SCKp}$↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

   2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.   The SIp hold time becomes "from $\overline{SCKp}$↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

   3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.   The delay time to SOp output becomes "from $\overline{SCKp}$↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

   4. C is the load capacitance of the SOp output lines.

   5. Transfer rate in the SNOOZE mode : MAX. 1 Mbps

Caution   Select the TTL input buffer for the SIp pin and $\overline{SCKp}$ pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks   1. p: CSI number (p = 00, 01), m: Unit number (m = 0),

   n: Channel number (n = 0, 1), g: PIM number (g = 1)

   2. f_{MCK}: Serial array unit operation clock frequency

   (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).   m: Unit number,

   n: Channel number (mn = 00, 01))

Under development Preliminary document

Specifications in this document are tentative and subject to change.

RL78/L12   2.   ELECTRICAL SPECIFICATIONS (TARGET)

Caution   The pins mounted depend on the product.   Refer to 1.3.1   32-pin products to 1.3.5   64-pin products.

CSI mode connection diagram (during communication at same potential)

RL78/L12		User's device
$\overline{SCKp}$	——	$\overline{SCK}$
SIp	——	SO
SOp	——	SI

CSI mode serial transfer timing (during communication at same potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

$t_{KCY1, 2}$

$t_{KL1, 2}$ $t_{KH1, 2}$

$\overline{SCKp}$

$t_{SIK1, 2}$ $t_{KSI1, 2}$

SIp   Input data

$t_{KSO1, 2}$

SOp   Output data

CSI mode serial transfer timing (during communication at same potential)
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)

$t_{KCY1, 2}$

$t_{KH1, 2}$ $t_{KL1, 2}$

$\overline{SCKp}$

$t_{SIK1, 2}$ $t_{KSI1, 2}$

SIp   Input data

$t_{KSO1, 2}$

SOp   Output data

Remarks 1.   p: CSI number (p = 00, 01)

     2.   m: Unit number, n: Channel number (mn = 00, 01)

Under development — Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12　　　　　　　　　　　　　　　　　　　　　2.　ELECTRICAL SPECIFICATIONS (TARGET)

Caution　The pins mounted depend on the product.　Refer to 1.3.1　32-pin products to 1.3.5　64-pin products.

(4)　Communication at different potential (2.5 V, 3 V) (UART mode) (dedicated baud rate generator output) (1/2)

(T_A = –40 to +85°C, 1.8 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Transfer rate		reception	4.0 V ≤ EV_{DD} ≤ 5.5 V, 2.7 V ≤ V_b ≤ 4.0 V				$f_{MCK}/6$[Note 1]	bps
				Theoretical value of the maximum transfer rate f_{CLK} = 24 MHz, f_{MCK} = f_{CLK}			4.0	Mbps
			2.7 V ≤ EV_{DD} < 4.0 V, 2.3 V ≤ V_b ≤ 2.7 V				$f_{MCK}/6$[Note 1]	bps
				Theoretical value of the maximum transfer rate f_{CLK} = 24 MHz, f_{MCK} = f_{CLK}			4.0	Mbps
			1.8 V ≤ EV_{DD} < 3.3 V, 1.6 V ≤ V_b ≤ 2.0 V				$f_{MCK}/6$ [Notes 1, 2]	bps
				Theoretical value of the maximum transfer rate f_{CLK} = 8 MHz, f_{MCK} = f_{CLK}			1.3	Mbps

Notes 1.　Transfer rate in the SNOOZE mode : MAX. 9600 bps, MIN. 4800 bps

　　2.　Use it with EV_{DD}≥V_b.

Caution　Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V_{DD} tolerance (32-pin to 52-pin products)/EV_{DD} tolerance (64-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks 1.　V_b[V]: Communication line voltage

　　2.　q: UART number (q = 0), g: PIM and POM number (g = 1)

　　3.　f_{MCK}: Serial array unit operation clock frequency

　　　　(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01)

　　4.　V_{IH} and V_{IL} below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in UART mode.

　　　　4.0 V ≤ EV_{DD} ≤ 5.5 V, 2.7 V ≤ V_b ≤ 4.0 V: V_{IH} = 2.2 V, V_{IL} = 0.8 V

　　　　2.7 V ≤ EV_{DD} < 4.0 V, 2.3 V ≤ V_b ≤ 2.7 V: V_{IH} = 2.0 V, V_{IL} = 0.5 V

　　　　1.8 V ≤ EV_{DD} < 3.3 V, 1.6 V ≤ V_b ≤ 2.0 V: V_{IH} = 1.50 V, V_{IL} = 0.32 V

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2.   ELECTRICAL SPECIFICATIONS (TARGET)

Caution   The pins mounted depend on the product.   Refer to 1.3.1   32-pin products to 1.3.5   64-pin products.

(4) Communication at different potential (2.5 V, 3 V) (UART mode) (dedicated baud rate generator output) (2/2)

(T_A = −40 to +85°C, 1.8 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Transfer rate		transmission	4.0 V ≤ EV_{DD} ≤ 5.5 V, 2.7 V ≤ V_b ≤ 4.0 V			**Notes 1, 2**	bps
			Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 1.4 kΩ, V_b = 2.7 V			2.8 [Note 3]	Mbps
			2.7 V ≤ EV_{DD} < 4.0 V, 2.3 V ≤ V_b ≤ 2.7 V			**Notes 2, 4**	bps
			Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 2.7 kΩ, V_b = 2.3 V			1.2 [Note 5]	Mbps
			1.8 V ≤ EV_{DD} < 3.3 V, 1.6 V ≤ V_b ≤ 2.0 V			**Notes 2, 6, 7**	bps
			Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 5.5 kΩ, V_b = 1.6 V			0.43 [Notes 8]	Mbps

Notes 1.   The smaller maximum transfer rate derived by using $f_{MCK}/6$ or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V ≤ EV_{DD} ≤ 5.5 V and 2.7 V ≤ V_b ≤ 4.0 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [\%]}$$

*   This value is the theoretical value of the relative difference between the transmission and reception sides.

2.   Transfer rate in the SNOOZE mode : MAX. 9600 bps, MIN. 4800 bps

3.   This value as an example is calculated when the conditions described in the "Conditions" column are met.   Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.

4.   The smaller maximum transfer rate derived by using $f_{MCK}/6$ or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V ≤ EV_{DD} < 4.0 V and 2.3 V ≤ V_b ≤ 2.7 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [\%]}$$

*   This value is the theoretical value of the relative difference between the transmission and reception sides.

5.   This value as an example is calculated when the conditions described in the "Conditions" column are met.   Refer to Note 4 above to calculate the maximum transfer rate under conditions of the customer.

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2.   ELECTRICAL SPECIFICATIONS (TARGET)

Notes 6. Use it with $EV_{DD} \geq V_b$.

7. The smaller maximum transfer rate derived by using $f_{MCK}/6$ or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when $1.8 \text{ V} \leq EV_{DD} < 3.3 \text{ V}$ and $1.6 \text{ V} \leq V_b \leq 2.0 \text{ V}$

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [\%]}$$

   * This value is the theoretical value of the relative difference between the transmission and reception sides.

8. This value as an example is calculated when the conditions described in the "Conditions" column are met.   Refer to Note 7 above to calculate the maximum transfer rate under conditions of the customer.

Caution   **Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V_{DD} tolerance (32-pin to 52-pin products)/EV_{DD} tolerance (64-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).**

Remarks 1. $R_b[\Omega]$:Communication line (TxDq) pull-up resistance,
   $C_b[F]$: Communication line (TxDq) load capacitance, $V_b[V]$: Communication line voltage

2.   q: UART number (q = 0, 1), g: PIM and POM number (g = 1)

3. f_{MCK}: Serial array unit operation clock frequency

   (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).

   m: Unit number, n: Channel number (mn = 00, 01))

4. V_{IH} and V_{IL} below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in UART mode.

   $4.0 \text{ V} \leq EV_{DD} \leq 5.5 \text{ V}$, $2.7 \text{ V} \leq V_b \leq 4.0 \text{ V}$: $V_{IH} = 2.2 \text{ V}$, $V_{IL} = 0.8 \text{ V}$

   $2.7 \text{ V} \leq EV_{DD} < 4.0 \text{ V}$, $2.3 \text{ V} \leq V_b \leq 2.7 \text{ V}$: $V_{IH} = 2.0 \text{ V}$, $V_{IL} = 0.5 \text{ V}$

   $1.8 \text{ V} \leq EV_{DD} < 3.3 \text{ V}$, $1.6 \text{ V} \leq V_b \leq 2.0 \text{ V}$: $V_{IH} = 1.50 \text{ V}$, $V_{IL} = 0.32 \text{ V}$

UART mode connection diagram (during communication at different potential)

Under development   Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2.   ELECTRICAL SPECIFICATIONS (TARGET)

Caution   The pins mounted depend on the product.   Refer to 1.3.1   32-pin products to 1.3.5   64-pin products.

UART mode bit width (during communication at different potential) (reference)

Caution   Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V$_{DD}$ tolerance (32-pin to 52-pin products)/EV$_{DD}$ tolerance (64-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks 1.   R$_b$[Ω]:Communication line (TxDq) pull-up resistance, V$_b$[V]: Communication line voltage
2.   q: UART number (q = 0), g: PIM and POM number (g = 1)

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2. ELECTRICAL SPECIFICATIONS (TARGET)

Caution   The pins mounted depend on the product.   Refer to 1.3.1   32-pin products to 1.3.5   64-pin products.

(5) Communication at different potential (2.5 V, 3 V) (f_{MCK}/2) (CSI mode) (master mode, $\overline{SCKp}$... internal clock output)

(T_A = –40 to +85°C, 2.7 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{SCKp}$ cycle time	t_{KCY1}	4.0 V ≤ EV_{DD} ≤ 5.5 V, 2.7 V ≤ V_b ≤ 4.0 V, C_b = 20 pF, R_b = 1.4 kΩ	200 [Note 1]			ns
		2.7 V ≤ EV_{DD} < 4.0 V, 2.3 V ≤ V_b ≤ 2.7 V, C_b = 20 pF, R_b = 2.7 kΩ	300 [Note 1]			ns
$\overline{SCKp}$ high-level width	t_{KH1}	4.0 V ≤ EV_{DD} ≤ 5.5 V, 2.7 V ≤ V_b ≤ 4.0 V, C_b = 20 pF, R_b = 1.4 kΩ	t_{KCY1}/2 – 50			ns
		2.7 V ≤ EV_{DD} < 4.0 V, 2.3 V ≤ V_b ≤ 2.7 V, C_b = 20 pF, R_b = 2.7 kΩ	t_{KCY1}/2 – 120			ns
$\overline{SCKp}$ low-level width	t_{KL1}	4.0 V ≤ EV_{DD} ≤ 5.5 V, 2.7 V ≤ V_b ≤ 4.0 V, C_b = 20 pF, R_b = 1.4 kΩ	t_{KCY1}/2 – 7			ns
		2.7 V ≤ EV_{DD} < 4.0 V, 2.3 V ≤ V_b ≤ 2.7 V, C_b = 20 pF, R_b = 2.7 kΩ	t_{KCY1}/2 – 10			ns
SIp setup time (to $\overline{SCKp}$↑) [Note 2]	t_{SIK1}	4.0 V ≤ EV_{DD} ≤ 5.5 V, 2.7 V ≤ V_b ≤ 4.0 V, C_b = 20 pF, R_b = 1.4 kΩ	58			ns
		2.7 V ≤ EV_{DD} < 4.0 V, 2.3 V ≤ V_b ≤ 2.7 V, C_b = 20 pF, R_b = 2.7 kΩ	121			ns
SIp hold time (from $\overline{SCKp}$↑) [Note 2]	t_{KSI1}	4.0 V ≤ EV_{DD} ≤ 5.5 V, 2.7 V ≤ V_b ≤ 4.0 V, C_b = 20 pF, R_b = 1.4 kΩ	10			ns
		2.7 V ≤ EV_{DD} < 4.0 V, 2.3 V ≤ V_b ≤ 2.7 V, C_b = 20 pF, R_b = 2.7 kΩ	10			ns
Delay time from $\overline{SCKp}$↓ to SOp output [Note 2]	t_{KSO1}	4.0 V ≤ EV_{DD} ≤ 5.5 V, 2.7 V ≤ V_b ≤ 4.0 V, C_b = 20 pF, R_b = 1.4 kΩ			60	ns
		2.7 V ≤ EV_{DD} < 4.0 V, 2.3 V ≤ V_b ≤ 2.7 V, C_b = 20 pF, R_b = 2.7 kΩ			130	ns
SIp setup time (to $\overline{SCKp}$↓) [Note 3]	t_{SIK1}	4.0 V ≤ EV_{DD} ≤ 5.5 V, 2.7 V ≤ V_b ≤ 4.0 V, C_b = 20 pF, R_b = 1.4 kΩ	23			ns
		2.7 V ≤ EV_{DD} < 4.0 V, 2.3 V ≤ V_b ≤ 2.7 V, C_b = 20 pF, R_b = 2.7 kΩ	33			ns
SIp hold time (from $\overline{SCKp}$↓) [Note 3]	t_{KSI1}	4.0 V ≤ EV_{DD} ≤ 5.5 V, 2.7 V ≤ V_b ≤ 4.0 V, C_b = 20 pF, R_b = 1.4 kΩ	10			ns
		2.7 V ≤ EV_{DD} < 4.0 V, 2.3 V ≤ V_b ≤ 2.7 V, C_b = 20 pF, R_b = 2.7 kΩ	10			ns
Delay time from $\overline{SCKp}$↑ to SOp output [Note 3]	t_{KSO1}	4.0 V ≤ EV_{DD} ≤ 5.5 V, 2.7 V ≤ V_b ≤ 4.0 V, C_b = 20 pF, R_b = 1.4 kΩ			10	ns
		2.7 V ≤ EV_{DD} < 4.0 V, 2.3 V ≤ V_b ≤ 2.7 V, C_b = 20 pF, R_b = 2.7 kΩ			10	ns

(**Note**, **Caution** and **Remark** are listed on the next page.)

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2.   ELECTRICAL SPECIFICATIONS (TARGET)

Caution   The pins mounted depend on the product.   Refer to 1.3.1   32-pin products to 1.3.5   64-pin products.

CSI mode connection diagram (during communication at different potential)

Notes **1.** The value must also be 2/f_{CLK} or more.
      2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
      3. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution   Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance (32-pin to 52-pin products)/EV_{DD} tolerance (64-pin products)) mode for the SOp pin and $\overline{SCKp}$ pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks **1.** R_b[Ω]:Communication line ($\overline{SCKp}$, SOp) pull-up resistance, C_b[F]: Communication line ($\overline{SCKp}$, SOp) load capacitance, V_b[V]: Communication line voltage

      2. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1),
           g: PIM and POM number (g = 1)

      3. V_{IH} and V_{IL} below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in CSI mode.

           4.0 V ≤ EV_{DD} ≤ 5.5 V, 2.7 V ≤ V_b ≤ 4.0 V: V_{IH} = 2.2 V, V_{IL} = 0.8 V

           2.7 V ≤ EV_{DD} < 4.0 V, 2.3 V ≤ V_b ≤ 2.7 V: V_{IH} = 2.0 V, V_{IL} = 0.5 V

           1.8 V ≤ EV_{DD} < 3.3 V, 1.6 V ≤ V_b ≤ 2.0 V: V_{IH} = 1.50 V, V_{IL} = 0.32 V

      4. f_{MCK}: Serial array unit operation clock frequency

           (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

           n: Channel number (mn = 00, 01)

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12
2.   ELECTRICAL SPECIFICATIONS (TARGET)

Caution   The pins mounted depend on the product.   Refer to 1.3.1   32-pin products to 1.3.5   64-pin products.

(6) Communication at different potential (2.5 V, 3 V) (f_{MCK}/4) (CSI mode) (master mode, $\overline{SCKp}$... internal clock output) (1/2)

(T_A = −40 to +85°C, 1.8 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{SCKp}$ cycle time	t_{KCY1}	4.0 V ≤ EV_{DD} ≤ 5.5 V, 2.7 V ≤ V_b ≤ 4.0 V, C_b = 30 pF, R_b = 1.4 kΩ	300 [Note]			ns
		2.7 V ≤ EV_{DD} < 4.0 V, 2.3 V ≤ V_b ≤ 2.7 V, C_b = 30 pF, R_b = 2.7 kΩ	500 [Note]			ns
		2.7 V ≤ EV_{DD} < 3.3 V, 1.6 V ≤ V_b ≤ 2.0 V, C_b = 30 pF, R_b = 5.5 kΩ	1150 [Note]			ns
$\overline{SCKp}$ high-level width	t_{KH1}	4.0 V ≤ EV_{DD} ≤ 5.5 V, 2.7 V ≤ V_b ≤ 4.0 V, C_b = 30 pF, R_b = 1.4 kΩ	t_{KCY1}/2 − 75			ns
		2.7 V ≤ EV_{DD} < 4.0 V, 2.3 V ≤ V_b ≤ 2.7 V, C_b = 30 pF, R_b = 2.7 kΩ	t_{KCY1}/2 − 170			ns
		1.8 V ≤ EV_{DD} < 3.3 V, 1.6 V ≤ V_b ≤ 2.0 V, C_b = 30 pF, R_b = 5.5 kΩ	t_{KCY1}/2 − 458			ns
$\overline{SCKp}$ low-level width	t_{KL1}	4.0 V ≤ EV_{DD} ≤ 5.5 V, 2.7 V ≤ V_b ≤ 4.0 V, C_b = 30 pF, R_b = 1.4 kΩ	t_{KCY1}/2 − 12			ns
		2.7 V ≤ EV_{DD} < 4.0 V, 2.3 V ≤ V_b ≤ 2.7 V, C_b = 30 pF, R_b = 2.7 kΩ	t_{KCY1}/2 − 18			ns
		1.8 V ≤ EV_{DD} < 3.3 V, 1.6 V ≤ V_b ≤ 2.0 V, C_b = 30 pF, R_b = 5.5 kΩ	t_{KCY1}/2 − 50			ns

Note   The value must also be 4/f_{CLK} or more.

Cautions 1.   Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance (32-pin to 52-pin products)/EV_{DD} tolerance (64-pin products)) mode for the SOp pin and $\overline{SCKp}$ pin by using port input mode register g (PIMg) and port output mode register g (POMg).
2.   Use it with EV_{DD} ≥ V_b.

Remarks 1. R_b[Ω]:Communication line ($\overline{SCKp}$, SOp) pull-up resistance, C_b[F]: Communication line ($\overline{SCKp}$, SOp) load capacitance, V_b[V]: Communication line voltage
2.   p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)
3. V_{IH} and V_{IL} below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in CSI mode.

   4.0 V ≤ EV_{DD} ≤ 5.5 V, 2.7 V ≤ V_b ≤ 4.0 V: V_{IH} = 2.2 V, V_{IL} = 0.8 V

   2.7 V ≤ EV_{DD} < 4.0 V, 2.3 V ≤ V_b ≤ 2.7 V: V_{IH} = 2.0 V, V_{IL} = 0.5 V

   1.8 V ≤ EV_{DD} < 3.3 V, 1.6 V ≤ V_b ≤ 2.0 V: V_{IH} = 1.50 V, V_{IL} = 0.32 V

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2. ELECTRICAL SPECIFICATIONS (TARGET)

Caution   The pins mounted depend on the product.   Refer to 1.3.1   32-pin products to 1.3.5   64-pin products.

(6) Communication at different potential (2.5 V, 3 V) (f_MCK/4) (CSI mode) (master mode, $\overline{SCKp}$... internal clock output) (2/2)

$(T_A = -40$ to $+85°C, 1.8$ V $\leq EV_{DD} = V_{DD} \leq 5.5$ V, $V_{SS} = EV_{SS} = 0$ V$)$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SIp setup time (to $\overline{SCKp}\uparrow$) [Note 1]	t_{SIK1}	4.0 V $\leq EV_{DD} \leq 5.5$ V, 2.7 V $\leq V_b \leq 4.0$ V, $C_b = 30$ pF, $R_b = 1.4$ kΩ	81			ns
		2.7 V $\leq EV_{DD} < 4.0$ V, 2.3 V $\leq V_b \leq 2.7$ V, $C_b = 30$ pF, $R_b = 2.7$ kΩ	177			ns
		1.8 V $\leq EV_{DD} < 3.3$ V, 1.6 V $\leq V_b \leq 2.0$ V, $C_b = 30$ pF, $R_b = 5.5$ kΩ	479			ns
SIp hold time (from $\overline{SCKp}\uparrow$) [Note 1]	t_{KSI1}	4.0 V $\leq EV_{DD} \leq 5.5$ V, 2.7 V $\leq V_b \leq 4.0$ V, $C_b = 30$ pF, $R_b = 1.4$ kΩ	19			ns
		2.7 V $\leq EV_{DD} < 4.0$ V, 2.3 V $\leq V_b \leq 2.7$ V, $C_b = 30$ pF, $R_b = 2.7$ kΩ	19			ns
		1.8 V $\leq EV_{DD} < 3.3$ V, 1.6 V $\leq V_b \leq 2.0$ V, $C_b = 30$ pF, $R_b = 5.5$ kΩ	19			ns
Delay time from $\overline{SCKp}\downarrow$ to SOp output [Note 1]	t_{KSO1}	4.0 V $\leq EV_{DD} \leq 5.5$ V, 2.7 V $\leq V_b \leq 4.0$ V, $C_b = 30$ pF, $R_b = 1.4$ kΩ			100	ns
		2.7 V $\leq EV_{DD} < 4.0$ V, 2.3 V $\leq V_b \leq 2.7$ V, $C_b = 30$ pF, $R_b = 2.7$ kΩ			195	ns
		1.8 V $\leq EV_{DD} < 3.3$ V, 1.6 V $\leq V_b \leq 2.0$ V, $C_b = 30$ pF, $R_b = 5.5$ kΩ			483	ns
SIp setup time (to $\overline{SCKp}\downarrow$) [Note 2]	t_{SIK1}	4.0 V $\leq EV_{DD} \leq 5.5$ V, 2.7 V $\leq V_b \leq 4.0$ V, $C_b = 30$ pF, $R_b = 1.4$ kΩ	44			ns
		2.7 V $\leq EV_{DD} < 4.0$ V, 2.3 V $\leq V_b \leq 2.7$ V, $C_b = 30$ pF, $R_b = 2.7$ kΩ	44			ns
		1.8 V $\leq EV_{DD} < 3.3$ V, 1.6 V $\leq V_b \leq 2.0$ V, $C_b = 30$ pF, $R_b = 5.5$ kΩ	110			ns
SIp hold time (from $\overline{SCKp}\downarrow$) [Note 2]	t_{KSI1}	4.0 V $\leq EV_{DD} \leq 5.5$ V, 2.7 V $\leq V_b \leq 4.0$ V, $C_b = 30$ pF, $R_b = 1.4$ kΩ	19			ns
		2.7 V $\leq EV_{DD} < 4.0$ V, 2.3 V $\leq V_b \leq 2.7$ V, $C_b = 30$ pF, $R_b = 2.7$ kΩ	19			ns
		1.8 V $\leq EV_{DD} < 3.3$ V, 1.6 V $\leq V_b \leq 2.0$ V, $C_b = 30$ pF, $R_b = 5.5$ kΩ	19			ns
Delay time from $\overline{SCKp}\uparrow$ to SOp output [Note 2]	t_{KSO1}	4.0 V $\leq EV_{DD} \leq 5.5$ V, 2.7 V $\leq V_b \leq 4.0$ V, $C_b = 30$ pF, $R_b = 1.4$ kΩ			25	ns
		2.7 V $\leq EV_{DD} < 4.0$ V, 2.3 V $\leq V_b \leq 2.7$ V, $C_b = 30$ pF, $R_b = 2.7$ kΩ			25	ns
		1.8 V $\leq EV_{DD} < 3.3$ V, 1.6 V $\leq V_b \leq 2.0$ V, $C_b = 30$ pF, $R_b = 5.5$ kΩ			25	ns

(**Note**, **Caution** and **Remark** are listed on the next page.)

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2.   ELECTRICAL SPECIFICATIONS (TARGET)

Caution   The pins mounted depend on the product.   Refer to 1.3.1   32-pin products to 1.3.5   64-pin products.

**CSI mode connection diagram (during communication at different potential)**

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
    2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Cautions 1.   Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance (32-pin to 52-pin products)/EV_{DD} tolerance (64-pin products)) mode for the SOp pin and $\overline{SCKp}$ pin by using port input mode register g (PIMg) and port output mode register g (POMg).
    2.   Use it with $EV_{DD} \geq V_b$.

Remarks 1. $R_b[\Omega]$:Communication line ($\overline{SCKp}$, SOp) pull-up resistance, $C_b[F]$: Communication line ($\overline{SCKp}$, SOp) load capacitance, $V_b[V]$: Communication line voltage
    2. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1),
    g: PIM and POM number (g = 1)
    3. V_{IH} and V_{IL} below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in CSI mode.

    $4.0\ V \leq EV_{DD} \leq 5.5\ V$, $2.7\ V \leq V_b \leq 4.0\ V$: $V_{IH} = 2.2\ V$, $V_{IL} = 0.8\ V$

    $2.7\ V \leq EV_{DD} < 4.0\ V$, $2.3\ V \leq V_b \leq 2.7\ V$: $V_{IH} = 2.0\ V$, $V_{IL} = 0.5\ V$

    $1.8\ V \leq EV_{DD} < 3.3\ V$, $1.6\ V \leq V_b \leq 2.0\ V$: $V_{IH} = 1.50\ V$, $V_{IL} = 0.32\ V$

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2. ELECTRICAL SPECIFICATIONS (TARGET)

Caution **The pins mounted depend on the product. Refer to 1.3.1 32-pin products to 1.3.5 64-pin products.**

CSI mode serial transfer timing (master mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

CSI mode serial transfer timing (master mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)

Caution **Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance (32-pin to 52-pin products)/EV_{DD} tolerance (64-pin products)) mode for the SOp pin and $\overline{SCKp}$ pin by using port input mode register g (PIMg) and port output mode register g (POMg).**

Remark p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1),
g: PIM and POM number (g = 1)

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2.   ELECTRICAL SPECIFICATIONS (TARGET)

Caution   The pins mounted depend on the product.   Refer to 1.3.1   32-pin products to 1.3.5   64-pin products.

(7) Communication at different potential (2.5 V, 3 V)   (CSI mode) (slave mode, $\overline{SCKp}$... external clock input)
(T$_A$ = –40 to +85°C, 1.8 V ≤ EV$_{DD}$ = V$_{DD}$ ≤ 5.5 V, V$_{SS}$ = EV$_{SS}$ = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
$\overline{SCKp}$ cycle time [Note 1]	t$_{KCY2}$	4.0 V ≤ EV$_{DD}$ ≤ 5.5 V, 2.7 V ≤ V$_b$ ≤ 4.0 V	20 MHz < f$_{MCK}$ ≤ 24 MHz	12/f$_{MCK}$			ns
			8 MHz < f$_{MCK}$ ≤ 20 MHz	10/f$_{MCK}$			ns
			4 MHz < f$_{MCK}$ ≤ 8 MHz	8/f$_{MCK}$			ns
			f$_{MCK}$ ≤ 4 MHz	6/f$_{MCK}$			ns
		2.7 V ≤ EV$_{DD}$ < 4.0 V, 2.3 V ≤ V$_b$ ≤ 2.7 V	20 MHz < f$_{MCK}$ ≤ 24 MHz	16/f$_{MCK}$			ns
			16 MHz < f$_{MCK}$ ≤ 20 MHz	14/f$_{MCK}$			ns
			8 MHz < f$_{MCK}$ ≤ 16 MHz	12/f$_{MCK}$			ns
			4 MHz < f$_{MCK}$ ≤ 8 MHz	8/f$_{MCK}$			ns
			f$_{MCK}$ ≤ 4 MHz	6/f$_{MCK}$			ns
		1.8 V ≤ EV$_{DD}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V [Note 2]	20 MHz < f$_{MCK}$ ≤ 24 MHz	36/f$_{MCK}$			ns
			16 MHz < f$_{MCK}$ ≤ 20 MHz	32/f$_{MCK}$			ns
			8 MHz < f$_{MCK}$ ≤ 16 MHz	26/f$_{MCK}$			ns
			4 MHz < f$_{MCK}$ ≤ 8 MHz	16/f$_{MCK}$			ns
			f$_{MCK}$ ≤ 4 MHz	10/f$_{MCK}$			ns
$\overline{SCKp}$ high-/low-level width [Note 2]	t$_{KH2}$, t$_{KL2}$	4.0 V ≤ EV$_{DD}$ ≤ 5.5 V, 2.7 V ≤ V$_b$ ≤ 4.0 V		t$_{KCY2}$/2 – 12			ns
		2.7 V ≤ EV$_{DD}$ < 4.0 V, 2.3 V ≤ V$_b$ ≤ 2.7 V		t$_{KCY2}$/2 – 18			ns
		1.8 V ≤ EV$_{DD}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V		t$_{KCY2}$/2 – 50			ns
SIp setup time (to $\overline{SCKp}$↑) [Note 3]	t$_{SIK2}$	2.7 V ≤ EV$_{DD}$ < 5.5 V, 2.3 V ≤ V$_b$ ≤ 4.0 V		1/f$_{MCK}$ + 20			ns
		1.8 V ≤ EV$_{DD}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V		1/f$_{MCK}$ + 30			ns
SIp hold time (from $\overline{SCKp}$↑) [Note 4]	t$_{KSI2}$			1/f$_{MCK}$ + 31			ns
Delay time from $\overline{SCKp}$↓ to SOp output [Notes 2, 5]	t$_{KSO2}$	4.0 V ≤ EV$_{DD}$ ≤ 5.5 V, 2.7 V ≤ V$_b$ ≤ 4.0 V, C$_b$ = 30 pF, R$_b$ = 1.4 kΩ				2/f$_{MCK}$ + 120	ns
		2.7 V ≤ EV$_{DD}$ < 4.0 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 30 pF, R$_b$ = 2.7 kΩ				2/f$_{MCK}$ + 214	ns
		1.8 V ≤ EV$_{DD}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V, C$_b$ = 30 pF, R$_b$ = 5.5 kΩ				2/f$_{MCK}$ + 573	ns

(**Note**, **Caution** and **Remark** are listed on the next page.)

Under development   Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2. ELECTRICAL SPECIFICATIONS (TARGET)

Caution The pins mounted depend on the product. Refer to 1.3.1 32-pin products to 1.3.5 64-pin products.

CSI mode connection diagram (during communication at different potential)

Notes **1.** Transfer rate in the SNOOZE mode : MAX. 1 Mbps

    2. Use it with $EV_{DD} \geq V_b$.

    3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $\overline{SCKp}\downarrow$" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

    4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from $\overline{SCKp}\downarrow$" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

    5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from $\overline{SCKp}\uparrow$" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and $\overline{SCKp}$ pin and the N-ch open drain output (V_{DD} tolerance (32-pin to 52-pin products)/EV_{DD} tolerance (64-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks **1.** $R_b[\Omega]$:Communication line (SOp) pull-up resistance, $C_b[F]$: Communication line (SOp) load capacitance, $V_b[V]$: Communication line voltage

    2. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1),
g: PIM and POM number (g = 1)

    3. f_{MCK}: Serial array unit operation clock frequency

    (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).

    m: Unit number, n: Channel number (mn = 00, 01))

    4. V_{IH} and V_{IL} below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in CSI mode.

        $4.0\ V \leq EV_{DD} \leq 5.5\ V$, $2.7\ V \leq V_b \leq 4.0\ V$: $V_{IH} = 2.2\ V$, $V_{IL} = 0.8\ V$

        $2.7\ V \leq EV_{DD} < 4.0\ V$, $2.3\ V \leq V_b \leq 2.7\ V$: $V_{IH} = 2.0\ V$, $V_{IL} = 0.5\ V$

        $1.8\ V \leq EV_{DD} < 3.3\ V$, $1.6\ V \leq V_b \leq 2.0\ V$: $V_{IH} = 1.50\ V$, $V_{IL} = 0.32\ V$

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2.   ELECTRICAL SPECIFICATIONS (TARGET)

Caution   **The pins mounted depend on the product.   Refer to 1.3.1   32-pin products to 1.3.5   64-pin products.**

CSI mode serial transfer timing (slave mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

CSI mode serial transfer timing (slave mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)

Caution   **Select the TTL input buffer for the SIp pin and $\overline{SCKp}$ pin and the N-ch open drain output (V_{DD} tolerance (32-pin to 52-pin products)/EV_{DD} tolerance (64-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).**

Remark   p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1),
g: PIM and POM number (g = 1)

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2. ELECTRICAL SPECIFICATIONS (TARGET)

Caution   **The pins mounted depend on the product. Refer to 1.3.1 32-pin products to 1.3.5 64-pin products.**

2.5.2 Serial interface IICA

(T_A = –40 to +85°C, 1.6 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)

Parameter	Symbol	Conditions		Standard Mode		Fast Mode		Fast Mode Plus		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	f_{SCL}	Fast mode plus: f_{CLK} ≥ 10 MHz	2.7 V ≤ EV_{DD} ≤ 5.5 V					0	1000	kHz
		Fast mode: f_{CLK} ≥ 3.5 MHz	1.8 V ≤ EV_{DD} ≤ 5.5 V			0	400			kHz
		Normal mode: f_{CLK} ≥ 1 MHz	1.6 V ≤ EV_{DD} ≤ 5.5 V	0	100					kHz
Setup time of restart condition[Note 1]	$t_{SU:STA}$			4.7		0.6		0.26		μs
Hold time	$t_{HD:STA}$			4.0		0.6		0.26		μs
Hold time when SCLA0 = "L"	t_{LOW}			4.7		1.3		0.5		μs
Hold time when SCLA0 = "H"	t_{HIGH}			4.0		0.6		0.26		μs
Data setup time (reception)	$t_{SU:DAT}$			250		100		50		ns
Data hold time (transmission)[Note 2]	$t_{HD:DAT}$			0	3.45	0	0.9	0		μs
Setup time of stop condition	$t_{SU:STO}$			4.0		0.6		0.26		μs
Bus-free time	t_{BUF}			4.7		1.3		0.5		μs

Notes **1.** The first clock pulse is generated after this period when the start/restart condition is detected.
       2. The maximum value (MAX.) of $t_{HD:DAT}$ is during normal transfer and a wait state is inserted in the $\overline{ACK}$ (acknowledge) timing.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

    Standard mode: C_b = 400 pF, R_b = 2.7 kΩ
    Fast mode: C_b = 320 pF, R_b = 1.1 kΩ
    Fast mode plus: C_b = 120 pF, R_b = 1.1 kΩ

IICA serial transfer timing

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2. ELECTRICAL SPECIFICATIONS (TARGET)

Caution The pins mounted depend on the product. Refer to 1.3.1 32-pin products to 1.3.5 64-pin products.

2.5.3 On-chip debug (UART)

(T_A = –40 to +85°C, 1.8 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate			115.2 k		1 M	bps

2.6 Analog Characteristics

2.6.1 A/D converter characteristics

(1) When $AV_{REF\,(+)}$ = AV_{REFP}/ANI0 (ADREFP1 = 0, ADREFP0 = 1), $AV_{REF\,(–)}$ = AV_{REFM}/ANI1 (ADREFM = 1), target ANI pin : ANI16 to ANI23 (supply ANI pin to EV_{DD})

(T_A = –40 to +85°C, 1.6 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V, Reference voltage (+) = AV_{REFP}, Reference voltage (–) = AV_{REFM})

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	R_{ES}			8		10	bit
Overall error[Note 1]	AINL	10-bit resolution AV_{REFP} = V_{DD}	1.8 V ≤ V_{DD} ≤ 5.5 V		1.2	±5.0	LSB
			1.6 V ≤ V_{DD} ≤ 5.5 V		1.2	±8.5	LSB
Conversion time	t_{CONV}	10-bit resolution AV_{REFP} = V_{DD}	3.6 V ≤ V_{DD} ≤ 5.5 V	2.125		39	μs
			2.7 V ≤ V_{DD} ≤ 5.5 V	3.1875		39	μs
			1.8 V ≤ V_{DD} ≤ 5.5 V	17		39	μs
			1.6 V ≤ V_{DD} ≤ 5.5 V	57		95	μs
Zero-scale error[Notes 1, 2]	EZS	10-bit resolution AV_{REFP} = V_{DD}	1.8 V ≤ V_{DD} ≤ 5.5 V			±0.35	%FSR
			1.6 V ≤ V_{DD} ≤ 5.5 V			±0.60	%FSR
Full-scale error[Notes 1, 2]	EFS	10-bit resolution AV_{REFP} = V_{DD}	1.8 V ≤ V_{DD} ≤ 5.5 V			±0.35	%FSR
			1.6 V ≤ V_{DD} ≤ 5.5 V			±0.60	%FSR
Integral linearity error[Note 1]	ILE	10-bit resolution AV_{REFP} = V_{DD}	1.8 V ≤ V_{DD} ≤ 5.5 V			±3.5	LSB
			1.6 V ≤ V_{DD} ≤ 5.5 V			±6.0	LSB
Differential linearity error[Note 1]	DLE	10-bit resolution AV_{REFP} = V_{DD}	1.8 V ≤ V_{DD} ≤ 5.5 V			±2.0	LSB
			1.6 V ≤ V_{DD} ≤ 5.5 V			±2.5	LSB
Reference voltage (+)	AV_{REFP}			1.6		V_{DD}	V
Analog input voltage	V_{AIN}			0		AV_{REFP} and EV_{DD}	V
	V_{BGR}[Note 3]	2.4 V ≤ V_{DD} ≤ 5.5 V		1.38	1.45	1.5	V

Notes 1. Excludes quantization error (±1/2 LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. HS (high-speed main) mode only

Under development   Preliminary document

Specifications in this document are tentative and subject to change.

RL78/L12   2.   ELECTRICAL SPECIFICATIONS (TARGET)

Caution   The pins mounted depend on the product.   Refer to 1.3.1   32-pin products to 1.3.5   64-pin products.

(2)   When $AV_{REF(+)} = V_{DD}$ (ADREFP1 = 0, ADREFP0 = 0), $AV_{REF(-)} = V_{SS}$ (ADREFM = 0), target ANI pin : ANI0, ANI1, ANI16 to ANI23

(T_A = –40 to +85°C, 1.6 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V, Reference voltage (+) = V_{DD}, Reference voltage (–) = V_{SS})

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	R_{ES}			8		10	bit
Overall error[Note 1]	AINL	10-bit resolution	1.8 V ≤ V_{DD} ≤ 5.5 V		1.2	±7.0	LSB
			1.6 V ≤ V_{DD} ≤ 5.5 V		1.2	±10.5	LSB
Conversion time	t_{CONV}	10-bit resolution	3.6 V ≤ V_{DD} ≤ 5.5 V	2.125		39	μs
			2.7 V ≤ V_{DD} ≤ 5.5 V	3.1875		39	μs
			1.8 V ≤ V_{DD} ≤ 5.5 V	17		39	μs
			1.6 V ≤ V_{DD} ≤ 5.5 V	57		95	μs
Zero-scale error[Notes 1, 2]	EZS	10-bit resolution	1.8 V ≤ V_{DD} ≤ 5.5 V			±0.60	%FSR
			1.6 V ≤ V_{DD} ≤ 5.5 V			±0.85	%FSR
Full-scale error[Notes 1, 2]	EFS	10-bit resolution	1.8 V ≤ V_{DD} ≤ 5.5 V			±0.60	%FSR
			1.6 V ≤ V_{DD} ≤ 5.5 V			±0.85	%FSR
Integral linearity error[Note 1]	ILE	10-bit resolution	1.8 V ≤ V_{DD} ≤ 5.5 V			±4.0	LSB
			1.6 V ≤ V_{DD} ≤ 5.5 V			±6.5	LSB
Differential linearity error[Note 1]	DLE	10-bit resolution	1.8 V ≤ V_{DD} ≤ 5.5 V			±2.0	LSB
			1.6 V ≤ V_{DD} ≤ 5.5 V			±2.5	LSB
Analog input voltage	V_{AIN}	ANI0, ANI1		0		V_{DD}	V
		ANI16 to ANI23		0		EV_{DD}	V
	V_{BGR}[Note3]	2.4 V ≤ V_{DD} ≤ 5.5 V		1.38	1.45	1.5	V

Notes 1. Excludes quantization error (±1/2 LSB).

        2. This value is indicated as a ratio (%FSR) to the full-scale value.

        3. HS (high-speed main) mode only

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12 2. ELECTRICAL SPECIFICATIONS (TARGET)

Caution The pins mounted depend on the product. Refer to 1.3.1 32-pin products to 1.3.5 64-pin products.

(3) When AV$_{REF (+)}$ = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), AV$_{REF (–)}$ = AV$_{REFM}$/ANI1 (ADREFM = 1), target ANI pin : ANI0, ANI16 to ANI23

(T$_A$ = –40 to +85°C, 2.4 V ≤ V$_{DD}$ ≤ 5.5 V, V$_{SS}$ = EV$_{SS}$ = 0 V, Reference voltage (+) = V$_{BGR}$, Reference voltage (–) = AV$_{REFM}$ = 0 V) (HS (high-speed main) mode only)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	R$_{ES}$				8		bit
Conversion time	t$_{CONV}$	8-bit resolution	2.4 V ≤ V$_{DD}$ ≤ 5.5 V	17		39	μs
Zero-scale error[1,2]	EZS	8-bit resolution	2.4 V ≤ V$_{DD}$ ≤ 5.5 V			±0.60	%FSR
Integral linearity error[1]	ILE	8-bit resolution	2.4 V ≤ V$_{DD}$ ≤ 5.5 V			±2.0	LSB
Differential linearity error[1]	DLE	8-bit resolution	2.4 V ≤ V$_{DD}$ ≤ 5.5 V			±1.0	LSB
Reference voltage (+)	V$_{BGR}$			1.38	1.45	1.5	V
Reference voltage (−)	AV$_{REFM}$				V$_{SS}$		V
Analog input voltage	V$_{AIN}$			0		V$_{BGR}$	V

Notes 1. Excludes quantization error (±1/2 LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2. ELECTRICAL SPECIFICATIONS (TARGET)

Caution The pins mounted depend on the product. Refer to 1.3.1 32-pin products to 1.3.5 64-pin products.

2.6.2 Temperature sensor characteristics

(T_A = –40 to +85°C, 2.4 V ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V) (HS (high-speed main) mode only)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	V_{TMPS25}	Setting ADS register = 80H, T_A = +25°C		1.05		V
Internal reference voltage	V_{CONST}	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	F_{VTMPS}	Temperature sensor that depends on the temperature		–3.6		mV/°C
Operation stabilization wait time	t_{AMP}				5	μs

2.6.3 POR circuit characteristics

(T_A = –40 to +85°C, V_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	V_{POR}	Power supply rise time	1.47	1.51	1.55	V
	V_{PDR}	Power supply fall time	1.46	1.50	1.54	V
Minimum pulse width	T_{PW}		300			μs
Detection delay time					350	μs

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2.   ELECTRICAL SPECIFICATIONS (TARGET)

Caution   The pins mounted depend on the product.   Refer to 1.3.1   32-pin products to 1.3.5   64-pin products.

2.6.4   LVD circuit characteristics

(T_A = –40 to +85°C, $V_{PDR} \le EV_{DD} = V_{DD} \le 5.5$ V, $V_{SS} = EV_{SS} = 0$ V)

Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	Supply voltage level	V_{LVI0}	Power supply rise time	3.98	4.06	4.14	V
			Power supply fall time	3.90	3.98	4.06	V
		V_{LVI1}	Power supply rise time	3.68	3.75	3.82	V
			Power supply fall time	3.60	3.67	3.74	V
		V_{LVI2}	Power supply rise time	3.07	3.13	3.19	V
			Power supply fall time	3.00	3.06	3.12	V
		V_{LVI3}	Power supply rise time	2.96	3.02	3.08	V
			Power supply fall time	2.90	2.96	3.02	V
		V_{LVI4}	Power supply rise time	2.86	2.92	2.97	V
			Power supply fall time	2.80	2.86	2.91	V
		V_{LVI5}	Power supply rise time	2.76	2.81	2.87	V
			Power supply fall time	2.70	2.75	2.81	V
		V_{LVI6}	Power supply rise time	2.66	2.71	2.76	V
			Power supply fall time	2.60	2.65	2.70	V
		V_{LVI7}	Power supply rise time	2.56	2.61	2.66	V
			Power supply fall time	2.50	2.55	2.60	V
		V_{LVI8}	Power supply rise time	2.45	2.50	2.55	V
			Power supply fall time	2.40	2.45	2.50	V
		V_{LVI9}	Power supply rise time	2.05	2.09	2.13	V
			Power supply fall time	2.00	2.04	2.08	V
		V_{LVI10}	Power supply rise time	1.94	1.98	2.02	V
			Power supply fall time	1.90	1.94	1.98	V
		V_{LVI11}	Power supply rise time	1.84	1.88	1.91	V
			Power supply fall time	1.80	1.84	1.87	V
		V_{LVI12}	Power supply rise time	1.74	1.77	1.81	V
			Power supply fall time	1.70	1.73	1.77	V
		V_{LVI13}	Power supply rise time	1.64	1.67	1.70	V
			Power supply fall time	1.60	1.63	1.66	V
Minimum pulse width		t_{LW}		300			μs
Detection delay time		t_{LD}				300	μs

Remark $V_{LVI(n-1)} > V_{LVIn}$: n = 1 to 13

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2. ELECTRICAL SPECIFICATIONS (TARGET)

Caution   The pins mounted depend on the product.   Refer to 1.3.1   32-pin products to 1.3.5   64-pin products.

LVD Detection Voltage of Interrupt & Reset Mode

(T_A = –40 to +85°C, V_{PDR} ≤ EV_{DD} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Interrupt and reset mode	V_{LVI13}	V_{POC2}, V_{POC1}, V_{POC0} = 0, 0, 0, falling reset voltage: 1.6 V			1.60	1.63	1.66	V
	V_{LVI12}	LVIS1, LVIS0 = 1, 0 (+0.1 V)	Rising release reset voltage	1.74	1.77	1.81	V
				Falling interrupt voltage	1.70	1.73	1.77	V
	V_{LVI11}	LVIS1, LVIS0 = 0, 1 (+0.2 V)	Rising release reset voltage	1.84	1.88	1.91	V
				Falling interrupt voltage	1.80	1.84	1.87	V
	V_{LVI4}	LVIS1, LVIS0 = 0, 0 (+1.2 V)	Rising release reset voltage	2.86	2.92	2.97	V
				Falling interrupt voltage	2.80	2.86	2.91	V
	V_{LVI11}	V_{POC2}, V_{POC1}, V_{POC0} = 0, 0, 1, falling reset voltage: 1.8 V			1.80	1.84	1.87	V
	V_{LVI10}	LVIS1, LVIS0 = 1, 0 (+0.1 V)	Rising release reset voltage	1.94	1.98	2.02	V
				Falling interrupt voltage	1.90	1.94	1.98	V
	V_{LVI9}	LVIS1, LVIS0 = 0, 1 (+0.2 V)	Rising release reset voltage	2.05	2.09	2.13	V
				Falling interrupt voltage	2.00	2.04	2.08	V
	V_{LVI2}	LVIS1, LVIS0 = 0, 0 (+1.2 V)	Rising release reset voltage	3.07	3.13	3.19	V
				Falling interrupt voltage	3.00	3.06	3.12	V
	V_{LVI8}	V_{POC2}, V_{POC1}, V_{POC0} = 0, 1, 0, falling reset voltage: 2.4 V			2.40	2.45	2.50	V
	V_{LVI7}	LVIS1, LVIS0 = 1, 0 (+0.1 V)	Rising release reset voltage	2.56	2.61	2.66	V
				Falling interrupt voltage	2.50	2.55	2.60	V
	V_{LVI6}	LVIS1, LVIS0 = 0, 1 (+0.2 V)	Rising release reset voltage	2.66	2.71	2.76	V
				Falling interrupt voltage	2.60	2.65	2.70	V
	V_{LVI1}	LVIS1, LVIS0 = 0, 0 (+1.2 V)	Rising release reset voltage	3.68	3.75	3.82	V
				Falling interrupt voltage	3.60	3.67	3.74	V
	V_{LVI5}	V_{POC2}, V_{POC1}, V_{POC0} = 0, 1, 1, falling reset voltage: 2.7 V			2.70	2.75	2.81	V
	V_{LVI4}	LVIS1, LVIS0 = 1, 0 (+0.1 V)	Rising release reset voltage	2.86	2.92	2.97	V
				Falling interrupt voltage	2.80	2.86	2.91	V
	V_{LVI3}	LVIS1, LVIS0 = 0, 1 (+0.2 V)	Rising release reset voltage	2.96	3.02	3.08	V
				Falling interrupt voltage	2.90	2.96	3.02	V
	V_{LVI0}	LVIS1, LVIS0 = 0, 0 (+1.2 V)	Rising release reset voltage	3.98	4.06	4.14	V
				Falling interrupt voltage	3.90	3.98	4.06	V

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2.   ELECTRICAL SPECIFICATIONS (TARGET)

Caution   The pins mounted depend on the product.   Refer to 1.3.1   32-pin products to 1.3.5   64-pin products.

2.7   LCD Characteristics

2.7.1   Resistance division method

(1) Static display mode

(T_A = –40 to +85°C, V_{L4} (MIN.) ≤ V_{DD} ≤ 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	V_{L4}		2.0		V_{DD}	V

(2) 1/2 bias method, 1/4 bias method

(T_A = –40 to +85°C, V_{L4} (MIN.) ≤ V_{DD} ≤ 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	V_{L4}		2.7		V_{DD}	V

(3) 1/3 bias method

(T_A = –40 to +85°C, V_{L4} (MIN.) ≤ V_{DD} ≤ 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	V_{L4}		2.5		V_{DD}[Note2]	V

Note   5.5 V (MAX) when driving a memory-type liquid crystal (the MLCDEN bit of the MLCD register = 1).

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2.   ELECTRICAL SPECIFICATIONS (TARGET)

Caution   The pins mounted depend on the product.   Refer to 1.3.1   32-pin products to 1.3.5   64-pin products.

2.7.2   Internal voltage boosting method

(1) 1/3 bias method

(T_A = –40 to +85°C, 1.8 V ≤ V_{DD} ≤ 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	V_{L1}	C1 to C4[Note 1] = 0.47 μF[Note 2]	VLCD = 04H	0.90	1.00	1.08	V
			VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
			VLCD = 0BH	1.25	1.35	1.43	V
			VLCD = 0CH	1.30	1.40	1.48	V
			VLCD = 0DH	1.35	1.45	1.53	V
			VLCD = 0EH	1.40	1.50	1.58	V
			VLCD = 0FH	1.45	1.55	1.63	V
			VLCD = 10H	1.50	1.60	1.68	V
			VLCD = 11H	1.55	1.65	1.73	V
			VLCD = 12H	1.60	1.70	1.78	V
			VLCD = 13H	1.65	1.75	1.83	V
Doubler output voltage	V_{L2}	C1 to C4[Note 1] = 0.47 μF	2 V_{L1} –0.1	2 V_{L1}	2 V_{L1}	V
Tripler output voltage	V_{L3}	C1 to C4[Note 1] = 0.47 μF	3 V_{L1} –0.15	3 V_{L1}	3 V_{L1}	V
Reference voltage setup time[Note 2]	t_{VWAIT1}		5			ms
Voltage boost wait time[Note 3]	t_{VWAIT2}	C1 to C4[Note 1] = 0.47 μF	500			ms

Notes **1.**   This is a capacitor that is connected between voltage pins used to drive the LCD.

   C1: A capacitor connected between CAPH and CAPL

   C2: A capacitor connected between V_{L1} and GND

   C3: A capacitor connected between V_{L2} and GND

   C4: A capacitor connected between V_{L3} and GND

   C1 = C2 = C3 = C4 = 0.47 pF±30 %

   2.   This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).

   3.   This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).

Under development   Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2. ELECTRICAL SPECIFICATIONS (TARGET)

Caution   The pins mounted depend on the product.   Refer to 1.3.1   32-pin products to 1.3.5   64-pin products.

(2) 1/4 bias method

(T_A = –40 to +85°C, 1.8 V ≤ V_{DD} ≤ 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	V_{L1}	C1 to C5[Note 1] = 0.47 μF[Note 2]	VLCD = 04H	0.90	1.00	1.08	V
			VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
			VLCD = 0BH	1.25	1.35	1.43	V
			VLCD = 0CH	1.30	1.40	1.48	V
			VLCD = 0DH	1.35	1.45	1.53	V
			VLCD = 0EH	1.40	1.50	1.58	V
			VLCD = 0FH	1.45	1.55	1.63	V
			VLCD = 10H	1.50	1.60	1.68	V
			VLCD = 11H	1.55	1.65	1.73	V
			VLCD = 12H	1.60	1.70	1.78	V
			VLCD = 13H	1.65	1.75	1.83	V
Doubler output voltage	V_{L2}	C1 to C5[Note 1] = 0.47 μF	2 V_{L1}–0.08	2 V_{L1}	2 V_{L1}	V
Tripler output voltage	V_{L3}	C1 to C5[Note 1] = 0.47 μF	3 V_{L1}–0.12	3 V_{L1}	3 V_{L1}	V
Quadruply output voltage	V_{L4}	C1 to C5[Note 1] = 0.47 μF	4 V_{L1}–0.16	4 V_{L1}	4 V_{L1}	V
Reference voltage setup time [Note 2]	t_{VWAIT1}		5			ms
Voltage boost wait time[Note 3]	t_{VWAIT2}	C1 to C5[Note 1] = 0.47 μF	500			ms

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

       C1: A capacitor connected between CAPH and CAPL

       C2: A capacitor connected between V_{L1} and GND

       C3: A capacitor connected between V_{L2} and GND

       C4: A capacitor connected between V_{L3} and GND

       C5: A capacitor connected between V_{L4} and GND

       C1 = C2 = C3 = C4 = C5 = 0.47 pF±30 %

  2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).

  3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2.   ELECTRICAL SPECIFICATIONS (TARGET)

Caution   The pins mounted depend on the product.   Refer to 1.3.1   32-pin products to 1.3.5   64-pin products.

2.7.3   Capacitor split method

(1) 1/3 bias method

(T_A = –40 to +85°C, 2.2 V ≤ V_{DD} = EV_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
V_{L4} voltage	V_{L4}	C1 to C4 = 0.47 μF[Note 2]		V_{DD}		V
V_{L2} voltage	V_{L2}	C1 to C4 = 0.47 μF[Note 2]	2/3 V_{L4} −0.1	2/3 V_{L4}	2/3 V_{L4} +0.1	V
V_{L1} voltage	V_{L1}	C1 to C4 = 0.47 μF[Note 2]	1/3 V_{L4} −0.1	1/3 V_{L4}	1/3 V_{L4} +0.1	V
Capacitor split wait time[Note 1]	t_{VWAIT}		100			ms

Notes **1.**   This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).

2.   This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between V_{L1} and GND

C3: A capacitor connected between V_{L2} and GND

C4: A capacitor connected between V_{L4} and GND

C1 = C2 = C3 = C4 = 0.47 pF±30 %

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2.   ELECTRICAL SPECIFICATIONS (TARGET)

Caution   The pins mounted depend on the product. Refer to 1.3.1 32-pin products to 1.3.5 64-pin products.

2.8   Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics

(T_A = –40 to +85°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	V_{DDDR}		1.47[Note]		5.5	V

Note The value depends on the POR detection voltage. When the voltage drops, the data is retained before a POR reset is effected, but data is not retained when a POR reset is effected.

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12　　　　　　　　　　　　　　　　　　　　　　　2.　ELECTRICAL SPECIFICATIONS (TARGET)

Caution　The pins mounted depend on the product.　Refer to 1.3.1　32-pin products to 1.3.5　64-pin products.

2.9　Flash Memory Programming Characteristics

(T_A = –40 to +85°C, 1.8 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
CPU/peripheral hardware clock frequency	f_{CLK}	1.8 V ≤ V_{DD} ≤ 5.5 V		1		24	MHz
Number of code flash rewrites	C_{erwr}	1 erase + 1 write after the erase is regarded as 1 rewrite.
The retaining years are until next rewrite after the rewrite.	Retained for 20 years (Self/serial programming) [Notes 1, 2], T_A = 85°C	1,000			Times
			Retained for 1 years (Self/serial programming) [Notes 1, 2], T_A = 25°C		1,000,000		
Number of data flash rewrites			Retained for 5 years (Self/serial programming) [Notes 1, 2], T_A = 85°C	100,000			
			Retained for 20 years (Self/serial programming) [Notes 1, 2], T_A = 85°C	10,000			

Notes　1.　When using flash memory programmer and Renesas Electronics self programming library

　　　　2.　These specifications show the characteristics of the flash memory and the results obtained from Renesas Electronics reliability testing.

Remark　When updating data multiple times, use the flash memory as one for updating data.

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   2.   ELECTRICAL SPECIFICATIONS (TARGET)

Caution   The pins mounted depend on the product.   Refer to 1.3.1   32-pin products to 1.3.5   64-pin products.

2.10   Timing Specs for Switching Modes

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
How long from when a pin reset ends until the initial communication settings are specified	t_{SUINIT}	POR and LVD reset must end before the pin reset ends.			100	ms
How long from when the TOOL0 pin is placed at the low level until a pin reset ends	t_{SU}	POR and LVD reset must end before the pin reset ends.	10			μs
How long the TOOL0 pin must be kept at the low level after a reset ends	t_{HD}	POR and LVD reset must end before the pin reset ends.	1			ms

<1>   The low level is input to the TOOL0 pin.
<2>   The pins reset ends (POR and LVD reset must end before the pin reset ends.).
<3>   The TOOL0 pin is set to the high level.
<4>   Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark t_{SUINIT}: The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the external and internal resets end.

t_{SU}:   How long from when the TOOL0 pin is placed at the low level until a pin reset ends

t_{HD}:   How long to keep the TOOL0 pin at the low level from when the external and internal resets end

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   3. PACKAGE DRAWINGS

<R> # 3. PACKAGE   DRAWINGS

3.1 32-pin products

R5F10RB8AFP, R5F10RBAAFP, R5F10RBCAFP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP32-7x7-0.80	PLQP0032GB-A	P32GA-80-GBT-1	0.2

detail of lead end

(UNIT:mm)

ITEM	DIMENSIONS
D	7.00±0.10
E	7.00±0.10
HD	9.00±0.20
HE	9.00±0.20
A	1.70 MAX.
A1	0.10±0.10
A2	1.40
b	0.37±0.05
c	0.145±0.055
L	0.50±0.20
θ	0° to 8°
e	0.80
x	0.20
y	0.10

NOTE

1.Dimensions "※1" and "※2" do not include mold flash.

2.Dimension "※3" does not include trim offset.

Under development Preliminary document
Specifications in this document are tentative and subject to change.

3.2 44-pin products

R5F10RF8AFP, R5F10RFAAFP, R5F10RFCAFP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP44-10x10-0.80	PLQP0044GC-A	P44GB-80-UES-2	0.36

detail of lead end

(UNIT:mm)

ITEM	DIMENSIONS
D	10.00±0.20
E	10.00±0.20
HD	12.00±0.20
HE	12.00±0.20
A	1.60 MAX.
A1	0.10±0.05
A2	1.40±0.05
A3	0.25
b	$0.37^{+0.08}_{-0.07}$
c	$0.145^{+0.055}_{-0.045}$
L	0.50
Lp	0.60±0.15
L1	1.00±0.20
	$3°^{+5°}_{-3°}$
e	0.80
x	0.20
y	0.10
ZD	1.00
ZE	1.00

NOTE
Each lead centerline is located within 0.20 mm of
its true position at maximum material condition.

Under development   Preliminary document
          Specifications in this document are tentative and subject to change.

RL78/L12   3.   PACKAGE   DRAWINGS

3.3   48-pin products

R5F10RG8AFB, R5F10RGAAFB, R5F10RGCAFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP48-7x7-0.50	PLQP0048KF-A	P48GA-50-8EU-1	0.16

detail of lead end

(UNIT:mm)

ITEM	DIMENSIONS
D	7.00±0.20
E	7.00±0.20
HD	9.00±0.20
HE	9.00±0.20
A	1.60 MAX.
A1	0.10±0.05
A2	1.40±0.05
A3	0.25
b	0.22±0.05
c	$0.145 ^{+0.055}_{0.045}$
L	0.50
Lp	0.60±0.15
L1	1.00±0.20
	$3°^{+5°}_{3°}$
e	0.50
x	0.08
y	0.08
ZD	0.75
ZE	0.75

NOTE
Each lead centerline is located within 0.08 mm of
its true position at maximum material condition.

Under development   Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   3.   PACKAGE   DRAWINGS

3.4   52-pin products

R5F10RJ8AFA, R5F10RJAAFA, R5F10RJCAFA

52-PIN PLASTIC LQFP (10x10)

detail of lead end

NOTE

1. Dimensions "※1" and "※2" do not include mold flash.

2. Dimension "※3" does not include trim offset.

	(UNIT:mm)
ITEM	**DIMENSIONS**
D	10.00±0.10
E	10.00±0.10
HD	12.00±0.20
HE	12.00±0.20
A	1.70 MAX.
A1	0.10±0.05
A2	1.40
b	0.32±0.05
c	0.145±0.055
L	0.50±0.15
	0° to 8°
e	0.65
x	0.13
y	0.10
P52GB-65-GBS	

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12

3.   PACKAGE   DRAWINGS

3.5 64-pin products

R5F10RLAAFA, R5F10RLCAFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP64-12x12-0.65	PLQP0064JA-A	P64GK-65-UET-2	0.51

detail of lead end

(UNIT:mm)

ITEM	DIMENSIONS
D	12.00±0.20
E	12.00±0.20
HD	14.00±0.20
HE	14.00±0.20
A	1.60 MAX.
A1	0.10±0.05
A2	1.40±0.05
A3	0.25
b	$0.32^{+0.08}_{0.07}$
c	$0.145^{+0.055}_{0.045}$
L	0.50
Lp	0.60±0.15
L1	1.00±0.20
	$3°^{+5°}_{3°}$
e	0.65
x	0.13
y	0.10
ZD	1.125
ZE	1.125

NOTE
Each lead centerline is located within 0.13 mm of
its true position at maximum material condition.

Under development Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12

3. PACKAGE DRAWINGS

R5F10RLAAFB, R5F10RLCAFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP64-10x10-0.50	PLQP0064KF-A	P64GB-50-UEU-2	0.35

detail of lead end

(UNIT:mm)

ITEM	DIMENSIONS
D	10.00±0.20
E	10.00±0.20
HD	12.00±0.20
HE	12.00±0.20
A	1.60 MAX.
A1	0.10±0.05
A2	1.40±0.05
A3	0.25
b	0.22±0.05
c	$0.145^{+0.055}_{-0.045}$
L	0.50
Lp	0.60±0.15
L1	1.00±0.20
	$3°^{+5°}_{-3°}$
e	0.50
x	0.08
y	0.08
ZD	1.25
ZE	1.25

NOTE
Each lead centerline is located within 0.08 mm of
its true position at maximum material condition.

Under development   Preliminary document
Specifications in this document are tentative and subject to change.

RL78/L12   3. PACKAGE DRAWINGS

R5F10RLAANB, R5F10RLCANB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-HWQFN64-8x8-0.40	PWQN0064LA-A	P64K8-40-9B5-1	0.16

DETAIL OF Ⓐ PART

EXPOSED DIE PAD

(UNIT:mm)

ITEM	DIMENSIONS
D	8.00±0.05
E	8.00±0.05
A	0.75±0.05
b	0.20±0.05
e	0.40
Lp	0.40±0.10
x	0.05
y	0.05

ITEM	D2			E2		
	MIN	NOM	MAX	MIN	NOM	MAX
EXPOSED DIE PAD VARIATIONS	A	6.45	6.50	6.55	6.45	6.50	6.55

		Description	
Rev.	**Date**	**Page**	**Summary**
0.01	Feb 20, 2012	-	First Edition issued
0.02	Sep 26, 2012	7, 8	Modification of **caution 2** in **1.3.5 64-pin products**
		15	Modification of **I/O port** in **1.6 Outline of Functions**
		-	Modification of **2. ELECTRICAL SPECIFICATIONS (TARGET)**
		-	Update of package drawings in **3. PACKAGE DRAWINGS**

The mark "<R>" shows major revised points. The revised points can be easily searched by copying an "<R>" in the PDF file and specifying it in the "Find what:" field.

All trademarks and registered trademarks are the property of their respective owners.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

NOTES FOR CMOS DEVICES

(1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).

(2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

(3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

(4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

(5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

(6) INPUT OF SIGNAL DURING POWER OFF STATE : Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

RENESAS

SALES OFFICES   Renesas Electronics Corporation   http://www.renesas.com