







SN74LVC1G3157-Q1 SCES463H - JUNE 2003 - REVISED DECEMBER 2021

SN74LVC1G3157-Q1 Automotive Single-Pole Double-Throw Analog Switch

1 Features

- · Functional safety-capable
 - Documentation available to aid functional safety system design
- AEC-Q100 qualified for automotive applications:
 - Temperature grade 1: –40°C to +125°C, T_△
- ESD protection exceeds 2000 V per MIL-STD-883, method 3015; exceeds 200 V using machine model (C = 200 pF, R = 0)
- 1.65-V to 5.5-V V_{CC} operation
- · Useful for analog and digital applications
- Specified break-before-make switching
- Rail-to-rail signal handling
- High degree of linearity
- High speed, typically 0.5 ns $(V_{CC} = 3 \text{ V}, C_1 = 50 \text{ pF})$
- Low ON-State resistance, typically ≉6 Ω $(V_{CC} = 4.5 V)$
- Latch-up performance exceeds 100 mA per JESD 78, Class II

3 Description

The SN74LVC1G3157-Q1 device is a single-pole double-throw (SPDT) analog switch designed for 1.65-V to 5.5-V V_{CC} operation.

The SN74LVC1G3157 device can handle analog and digital signals. The device permits signals with amplitudes of up to V_{CC} (peak) to be transmitted in either direction.

Applications include signal gating, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.


Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74LVC1G3157-Q1	SOT-23 (6)	2.90 mm × 1.60 mm
3N/4LVC1G313/-Q1	SC70 (6)	2.00 mm × 1.25 mm

For all available packages, see the orderable addendum at the end of the data sheet.

2 Applications

Advanced driver assistance systems (ADAS)



Logic Diagram (Positive Logic)



Table of Contents

1 Features	1	8.3 Feature Description	15
2 Applications	1	8.4 Device Functional Modes	15
3 Description	1	9 Application and Implementation	16
4 Revision History	<mark>2</mark>	9.1 Application Information	16
5 Pin Configuration and Functions	3	9.2 Typical Application	16
6 Specifications		10 Power Supply Recommendations	17
6.1 Absolute Maximum Ratings	4	11 Layout	18
6.2 ESD Ratings	4	11.1 Layout Guidelines	
6.3 Recommended Operating Conditions	5	11.2 Layout Example	18
6.4 Thermal Information	<mark>5</mark>	12 Device and Documentation Support	19
6.5 Electrical Characteristics	6	12.1 Documentation Support	19
6.6 Switching Characteristics	7	12.2 Receiving Notification of Documentation Upda	
6.7 Analog Switch Characteristics	7	12.3 Support Resources	
6.8 Typical Characteristics		12.4 Trademarks	
7 Parameter Measurement Information		12.5 Electrostatic Discharge Caution	19
8 Detailed Description	15	12.6 Glossary	19
8.1 Overview		13 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagram		Information	19

19) to Revision H (December 2021)	Page
tables, figures, and cross-references throughout the documen	t1
data sheet	1
015) to Revision G (April 2019)	Page
	1
ages	3
	4
08) to Revision F (March 2015)	Page
e Description section, Device Functional Modes, Application an pply Recommendations section, Layout section, Device and and Mechanical, Packaging, and Orderable Information section	
	tables, figures, and cross-references throughout the document data sheet



5 Pin Configuration and Functions




Figure 5-1. DBV Package 6-Pin SOT-23 Top View




Figure 5-2. DCK Package 6-Pin SC70 Top View

Table 5-1. Pin Functions

P	IN	TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.	ITPE''	DESCRIPTION
Α	4	I/O	Common terminal
B1	3	I/O	First terminal
B2	1	I/O	Second terminal
GND	2	_	Ground
S	6	I	Select
V _{CC}	5	I	Power supply

(1) I = input, O = output, GND = ground.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	V _{CC} Supply voltage ⁽²⁾				V
V _{IN}	V _{IN} Control input voltage ^{(2) (3)}				V
V _{I/O} Switch I/O voltage ^{(2) (3) (4) (5)}			-0.5	V _{CC} + 0.5	V
I _{IK}	Control input clamp current	V _{IN} < 0	-50		mA
I _{IOK}	I/O port diode current	V _{I/O} < 0	-50		mA
I _{I/O}	ON-state switch current	$V_{I/O} = 0$ to V_{CC} (6)		±128	mA
	Continuous current through V _{CC} or GND			±100	mA
Δ	Package thermal impedance ⁽⁷⁾	DBV package		165	°C/W
θ_{JA}	rackage memai impedance	DCK package		258	C/VV
T _{stg}	Storage temperature		-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (4) This value is limited to 5.5 V maximum.
- (5) V_{I} , V_{O} , V_{A} , and V_{Bn} are used to denote specific conditions for $V_{I/O}$.
- (6) I_1 , I_0 , I_A , and I_{Bn} are used to denote specific conditions for $I_{1/0}$.
- (7) The package thermal impedance is calculated in accordance with JESD 51-7.

6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per AEC Q100 HBM ESD Classification Level 1C	-002 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC	Other pins	±1000	V
		Q100-011 CDM ESD Classification Level C6	Corner pins (B2, B1, S, and A)	±1000	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	NOM	MAX	UNIT
V _{CC}			1.65		5.5	V
V _{I/O}			0		V _{CC}	V
V _{IN}			0		5.5	V
V High level inner to relie and a control inner t		V _{CC} = 1.65 V to 1.95 V	V _{CC} × 0.75			V
V_{IH}	High-level input voltage, control input	V _{CC} = 2.3 V to 5.5 V	V _{CC} × 0.7			, v
N		V _{CC} = 1.65 V to 1.95 V			V _{CC} × 0.25	V
V_{IL}	Low-level input voltage, control input	V _{CC} = 2.3 V to 5.5 V			V _{CC} × 0.3	, v
		V _{CC} = 1.65 V to 1.95 V			20	
۸4/۸	lunus A Annon siking pin sifeli Aires	V _{CC} = 2.3 V to 2.7 V			20	
Δt/Δv	Input transition rise/fall time	V _{CC} = 3 V to 3.6 V			10	ns/V
		V _{CC} = 4.5 V to 5.5 V			10	
T _A			-40		125	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, SCBA004.

6.4 Thermal Information

		SN74LVC1		
	THERMAL METRIC(1)	DBV (SOT-23)	DCK (SC70)	UNIT
		6 PINS	6 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	201.8	233.8	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	103.7	107.9	
$R_{\theta JB}$	Junction-to-board thermal resistance	51.8	52.7	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	12	4.9	
ΨЈВ	Junction-to-board characterization parameter	51.4	52.4	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TES	ST CONDITIONS	3	V _{CC}	MIN TYP(1)	MAX	UNIT	
				V _I = 0 V,	I _O = 4 mA	4.05.14	11	20		
				V _I = 1.65 V,	I _O = -4 mA	1.65 V	15	50		
			V _I = 0 V,	I _O = 8 mA	0.01/	8	12			
				V _I = 2.3 V,	I _O = -8 mA	2.3 V	11	30		
r _{on}	ON-state switch resistance	e ⁽²⁾	See Figure 7-1 and Figure 6-1	V _I = 0 V,	I _O = 24 mA	0.1/	7	9.5	Ω	
			and rigure 0-1	V _I = 3 V,	I _O = -24 mA	3 V	9	20		
				V _I = 0 V,	I _O = 30 mA		6	7.5		
				V _I = 2.4 V,	I _O = -30 mA	4.5 V	7	12		
				V _I = 4.5 ,	I _O = -30 mA		7	15		
					I _A = -4 mA	1.65 V		140		
	ON-state switch resistance	Э	$0 \le V_{Bn} \le V_{CC}$		$I_A = -8 \text{ mA}$	2.3 V		45	_	
r _{range}	over signal range ⁽²⁾ (3)		(see Figure 7-1 an	d Figure 6-1)	$I_A = -24 \text{ mA}$	3 V		18	4	
					$I_A = -30 \text{ mA}$	4.5 V		10		
			V _{Bn} = 1.15 V,	I _A = -4 mA	1.65 V	0.5				
Δ =	Difference in on-state resis	resistance		verence in on-state resistance $V_{Bn} = 1.6 \text{ V}$, $I_A = -8 \text{ mA}$		I _A = -8 mA	2.3 V	0.1		_
Δι _{on}	between switches ⁽²⁾ (4) (5)	between switches ^{(2) (4) (5)}		See Figure 7-1	V _{Bn} = 2.1 V,	I _A = -24 mA	3 V	0.1		Ω
		V _{Bn} = 3.15		V _{Bn} = 3.15 V,	$I_A = -30 \text{ mA}$	4.5 V	0.1			
				•	I _A = -4 mA	1.65 V	110			
_	ON-state resistance flatne	ss ⁽²⁾	0 < 1/		I _A = -8 mA	2.3 V	26		Ω	
r _{on(flat)}	(4) (6)		$0 \le V_{Bn} \le V_{CC}$		I _A = -24 mA	3 V	9		12	
					$I_A = -30 \text{ mA}$	4.5 V	4			
I _{off} (7)	OFF-state switch leakage		0 < 1/ 1/ < 1/ /	nee Figure 7.2)		1.65 V		±1		
off ''	current		$0 \le V_I, V_O \le V_{CC}$ (s	see Figure 7-2)		to 5.5 V	±0.05	±1 ⁽¹⁾	μA	
	ON state switch lookeds a	urrant	V = V or CND	V = Onen (eee	Figure 7.2)	E E V		±1		
I _{S(on)}	ON-state switch leakage o	urrent	$V_1 = V_{CC}$ or GND,	v _O = Open (see i	Figure 7-3)	5.5 V		±0.1 ⁽¹⁾	μA	
	Combant in must assume ant		0 < 1/ < 1/			0 V		±1		
I _{IN}	Control input current		$0 \le V_{IN} \le V_{CC}$			to 5.5 V	±0.05	±1 ⁽¹⁾	μA	
I _{CC}	Supply current		$V_{IN} = V_{CC}$ or GND			5.5 V	1	10	μA	
ΔI _{CC}	Supply-current change		$V_{IN} = V_{CC} - 0.6 \text{ V}$			5.5 V		500	μA	
C _{in}	Control input capacitance	S				5 V	2.7		pF	
C _{io(off)}	Switch I/O capacitance	Bn				5 V	5.2		pF	
C	Switch I/O conscitons	Bn		_		EV	17.3		-	
C _{io(on)}	Switch I/O capacitance	Α				5 V	17.3		pF	

⁽¹⁾ $T_A = 25^{\circ}C$

⁽²⁾ Measured by the voltage drop between I/O pins at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages on the two (A or B) ports.

Specified by design

 $[\]Delta r_{on} = r_{on(max)} - r_{on(min)}$ measured at identical V_{CC} , temperature, and voltage levels This parameter is characterized, but not tested in production.

⁽⁵⁾

⁽⁶⁾ Flatness is defined as the difference between the maximum and minimum values of ON-state resistance over the specified range of

 I_{off} is the same as $I_{\text{S(off)}}$ (OFF-state switch leakage current).



6.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-4 and Figure 7-10)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.1		V _{CC} = 2 ± 0.2		V _{CC} = 3 ± 0.3		V _{CC} = ± 0.5		UNIT
	(INFOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd} (1)	A or Bn	Bn or A		2		1.2		0.8		0.3	ns
t _{en} ⁽²⁾	S	Bn	7	24	3.5	14	2.5	7.6	1.7	5.7	no
t _{dis} (3)	3	БП	3	13	2	7.5	1.5	5.3	0.8	3.8	ns
t _{B-M} (4)			0.5		0.5		0.5		0.5		ns

- (1) t_{pd} is the slower of t_{PLH} or t_{PHL}. Propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).
- (2) t_{en} is the slower of t_{PZL} or t_{PZH} .
- (3) t_{dis} is the slower of t_{PLZ} or t_{PHZ} .
- (4) Specified by design

6.7 Analog Switch Characteristics

 $T_{\Lambda} = 25^{\circ}C$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V _{CC}	TYP	UNIT
				1.65 V	300	
Frequency response	A or Bn	Bn or A	$R_L = 50 \Omega$,	2.3 V	300	MHz
(switch on) ⁽¹⁾	AUDII	BII OI A	f _{in} = sine wave (see Figure 7-5)	3 V	300	IVITZ
				4.5 V	300	
				1.65 V	-54	
Crosstalk	D1 or D2	B2 or B1	$R_L = 50 \Omega$,	2.3 V	-54	dB
(between switches) ⁽²⁾	B1 or B2	D2 01 D 1	f _{in} = 10 MHz (sine wave) (see Figure 7-6)	3 V	-54	чь
				4.5 V	-54	
				1.65 V	-57	
Feedthrough attenuation	A or Bn	Bn or A	$C_L = 5 \text{ pF}, R_L = 50 \Omega,$	2.3 V	-57	dB
(switch off) ⁽²⁾	AOIDII	DII OI A	f _{in} = 10 MHz (sine wave) (see Figure 7-7)	3 V	– 57	
				4.5 V	– 57	
Charge injection(3)	6	A	$C_L = 0.1 \text{ nF, } R_L = 1 \text{ M}\Omega$	3.3 V	3	
Charge injection ⁽³⁾	S	А	(see Figure 7-8)	5 V	7	рC
			V = 0.5 Vn n P = 600 O	1.65%	0.1%	
	A or Bn	Do or A	$V_I = 0.5 \text{ Vp-p}, R_L = 600 \Omega,$ $f_{in} = 600 \text{ Hz to } 20 \text{ kHz}$	2.3%	0.025%	V
Total harmonic distortion		Bn or A	(sine wave)	3%	0.015%	
			(see Figure 7-9)	4.5%	0.01%	

- (1) Adjust f_{in} voltage to obtain 0 dBm at output. Increase f_{in} frequency until dB meter reads –3 dB.
- (2) Adjust fin voltage to obtain 0 dBm at input.
- (3) Specified by design

Copyright © 2021 Texas Instruments Incorporated

6.8 Typical Characteristics




Figure 6-1. Typical R_{on} as a Function of Input Voltage (V_I) for V_{I} = 0 To V_{CC}



7 Parameter Measurement Information





Figure 7-1. ON-State Resistance Test Circuit



Condition 1: $V_I = GND$, $V_O = V_{CC}$ Condition 2: $V_I = V_{CC}$, $V_O = GND$

Figure 7-2. OFF-State Switch Leakage-Current Test Circuit








Figure 7-3. ON-State Switch Leakage-Current Test Circuit



TEST	S 1
t _{PLH} /t _{PHL}	Open
t_{PLZ}/t_{PZL}	V_{LOAD}
t _{PHZ} /t _{PZH}	GND

LOAD CIRCUIT

V	INI	PUTS	V	V		В	V	
V _{CC}	VI		V _M	V _{LOAD}	CL	R_L	$oldsymbol{V}_{\!\Delta}$	
1.8 V \pm 0.15 V	V _{CC}	≤2 ns	V _{CC} /2	2 × V _{CC}	50 pF	500 Ω	0.3 V	
2.5 V \pm 0.2 V	V _{CC}	≤2 ns	V _{CC} /2	2 × V _{CC}	50 pF	500 Ω	0.3 V	
3.3 V \pm 0.3 V	V _{CC}	≤2.5 ns	V _{CC} /2	2 × V _{CC}	50 pF	500 Ω	0.3 V	
5 V \pm 0.5 V	V _{CC}	≤2.5 ns	V _{CC} /2	2 × V _{CC}	50 pF	500 Ω	0.3 V	



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10-MHz, Z_0 = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 7-4. Load Circuit and Voltage Waveforms

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback






Figure 7-5. Frequency Response (Switch On)




Figure 7-6. Crosstalk (Between Switches)




Figure 7-7. Feedthrough






Figure 7-8. Charge-Injection Test




Figure 7-9. Total Harmonic Distortion






Figure 7-10. Break-Before-Make Internal Timing

8 Detailed Description

8.1 Overview

The SN74LVC1G3157-Q1 device is a single-pole double-throw (SPDT) analog switch designed for 1.65-V to 5.5-V

 V_{CC} operation. The SN74LVC1G3157-Q1 device can handle analog and digital signals. The device permits signals with amplitudes of up to V_{CC} (peak) to be transmitted in either direction.

8.2 Functional Block Diagram




Figure 8-1. Logic Diagram (Positive Logic)

8.3 Feature Description

These devices are qualified for automotive applications. The 1.65-V to 5.5-V supply operation allows the device to function in many different systems comprised of different logic levels, allowing rail-to-rail signal switching. Either the B1 channel or the B2 channel is activated depending upon the control input. If the control input is low, B1 channel is selected. If the control input is high, B2 channel is selected.

8.4 Device Functional Modes

Table 8-1 lists the ON channel when one of the control inputs is selected.

Table 8-1. Function Table

CONTROL INPUTS	ON CHANNEL
L	B1
Н	B2



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The SN74LVC1G3157-Q1 SPDT analog switch is flexible enough for use in a variety of circuits such as analog audio routing, power-up monitor, memory sharing and so on. For details on the applications, you can also view SCYB014.

9.2 Typical Application




Figure 9-1. Typical Application Schematic

9.2.1 Design Requirements

The inputs can be analog or digital, but TI recommends waiting until VCC has ramped to a level in *Section 6.3* before applying any signals. Appropriate termination resistors should be used depending on the type of signal and specification. The Select pin should not be left floating; either pull up or pull down with a resistor that can be overdriven by a GPIO.

9.2.2 Detailed Design Procedure

Using this circuit idea, a system designer can ensure a component or subsystem power has ramped up before allowing signals to be applied to its input. This is useful for integrated circuits that do not have overvoltage tolerant inputs. The basic idea uses a resistor divider on the VCC1 power rail, which is ramping up. The RC time constant of the resistor divider further delays the voltage ramp on the select pin of the SPDT bus switch. By carefully selecting values for R1, R2 and C, it is possible to ensure that VCC1 will reach its nominal value before the path from A to B2 is established, thus preventing a signal being present on an I/O before the device/ system is powered up. To ensure the minimum desired delay is achieved, the designer should use Equation 1 to calculate the time required from a transition from ground (0 V) to half the supply voltage (VCC1/2).

$$Set\left(\frac{R2}{R1+R2} \times VCC1 > VIH\right) of the select pin$$
(1)

Choose Rs and C to achieve the desired delay.

When Vs goes high, the signal will be passed.

9.2.3 Application Curve




Figure 9-2. V_S Voltage Ramp

10 Power Supply Recommendations

Most systems have a common 3.3-V or 5-V rail that can supply the V_{CC} pin of this device. If this is not available, a Switch-Mode-Power-Supply (SMPS) or a Linear Dropout Regulator (LDO) can be used to provide supply to this device from another voltage rail.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



11 Layout

11.1 Layout Guidelines

TI recommends keeping signal lines as short as possible. TI also recommends incorporating microstrip or stripline techniques when signal lines are greater than 1 inch in length. These traces must be designed with a characteristic impedance of either 50 Ω or 75 Ω , as required by the application. Do not place this device too close to high-voltage switching components, as they may interfere with the device.

11.2 Layout Example




Figure 11-1. Recommended Layout Example



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, SN74LVC1G3157 and SN74LVC2G53 SPDT Analog Switches product overview
- Texas Instruments, SN74LVC1G3157-Q1 Functional Safety, FIT Rate, FMD, and Pin FMA report

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2021 Texas Instruments Incorporated



www.ti.com 3-Feb-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
1P1G3157QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CC5O	Samples
1P1G3157QDCKRQ1	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(C5J, C5O)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

www.ti.com 3-Feb-2024

OTHER QUALIFIED VERSIONS OF SN74LVC1G3157-Q1:

Catalog: SN74LVC1G3157

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Feb-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
1P1G3157QDBVRQ1	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
1P1G3157QDCKRQ1	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
1P1G3157QDCKRQ1	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3



www.ti.com 10-Feb-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
1P1G3157QDBVRQ1	SOT-23	DBV	6	3000	200.0	183.0	25.0
1P1G3157QDCKRQ1	SC70	DCK	6	3000	180.0	180.0	18.0
1P1G3157QDCKRQ1	SC70	DCK	6	3000	200.0	183.0	25.0





NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

 4. Falls within JEDEC MO-203 variation AB.






NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated