Analog Multiplexers/ Demultiplexers

High-Performance Silicon-Gate CMOS

MC74HC4051A, MC74HC4052A, MC74HC4053A

The MC74HC4051A, MC74HC4052A and MC74HC4053A utilize silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. These analog multiplexers/demultiplexers control analog voltages that may vary across the complete power supply range (from V_{CC} to V_{EE}).

The HC4051A, HC4052A and HC4053A are identical in pinout to the metal-gate MC14051AB, MC14052AB and MC14053AB. The Channel-Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input. When the Enable pin is HIGH, all analog switches are turned off.

The Channel-Select and Enable inputs are compatible with standard CMOS outputs; with pullup resistors they are compatible with LSTTL outputs.

These devices have been designed so that the ON resistance (R_{on}) is more linear over input voltage than R_{on} of metal-gate CMOS analog switches.

For a multiplexer/demultiplexer with injection current protection, see HC4851A and HC4852A.

Features

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range $(V_{CC} V_{EE}) = 2.0$ to 12.0 V
- Digital (Control) Power Supply Range (V_{CC} GND) = 2.0 to 6.0 V
- Improved Linearity and Lower ON Resistance Than Metal–Gate Counterparts
- Low Noise
- In Compliance with the Requirements of JEDEC Standard No. 7A
- Chip Complexity: HC4051A 184 FETs or 46 Equivalent Gates
 HC4052A 168 FETs or 42 Equivalent Gates
 HC4053A 156 FETs or 39 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR–Free and are RoHS Compliant

This document contains information on some products that are still under development. ON Semiconductor reserves the right to change or discontinue these products without notice.



ON Semiconductor®

www.onsemi.com







TSSOP-16 DT SUFFIX CASE 948F



SOIC-16 D SUFFIX CASE 751B




QFN16 MN SUFFIX CASE 485AW

MARKING DIAGRAMS



SOIC-16 WIDE





16 HHHHHHHH HC40 5xA ALYW-0 -1 HHHHHHH TSSOP-16

A = Assembly Location


WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week
G or = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information on page 13 of this data sheet.

LOGIC DIAGRAM MC74HC4051A Single-Pole, 8-Position Plus Common Off




FUNCTION TABLE - MC74HC4051A


Cont	rol In			
	,	Selec	t	
Enable	С	В	Α	ON Channels
L	L	L	L	X0
L	L	L	Н	X1
L	L	Н	L	X2
L	L	Н	Н	X3
L	H	L	L	X4
L	H	L	Н	X5
L	H	Н	L	X6
L	H	Н	Н	X7
н	X	Χ	Χ	NONE

X = Don't Care

Pinout: MC74HC4051A (Top View)



LOGIC DIAGRAM MC74HC4052A Double-Pole, 4-Position Plus Common Off




FUNCTION TABLE - MC74HC4052A


1 0110	11011 17	ADLL -	101017110	1002/
Control Inputs				
	Sel			
Enable	В	Α	ON Ch	annels
L	L	L	Y0	X0
L	L	Н	Y1	X1
L	Н	L	Y2	X2
L	Н	Н	Y3	X3
Н	Х	X	NC	NE

X = Don't Care

Pinout: MC74HC4052A (Top View)



LOGIC DIAGRAM MC74HC4053A Triple Single-Pole, Double-Position Plus Common Off




NOTE: This device allows independent control of each switch. Channel–Select Input A controls the X–Switch, Input B controls the Y–Switch and Input C controls the Z–Switch

FUNCTION TABLE - MC74HC4053A

Control Inputs						
Enable	C	Selec B	t A	01	N Chann	els
L	L	L	L	Z0	Y0	X0
L	L	L	Н	Z0	Y0	X1
L	L	Н	L	Z0	Y1	X0
L	L	Н	Н	Z0	Y1	X1
L	Н	L	L	Z1	Y0	X0
L	Н	L	Н	Z1	Y0	X1
L	Н	Н	L	Z1	Y1	X0
L	Н	Н	Н	Z1	Y1	X1
Н	X	Х	Χ		NONE	

X = Don't Care

Pinout: MC74HC4053A (Top View)



MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Positive DC Supply Voltage (Referenced to GND) (Referenced to V_{EE})	-0.5 to +7.0 -0.5 to +14.0	٧
V _{EE}	Negative DC Supply Voltage (Referenced to GND)	-7.0 to +5.0	V
V _{IS}	Analog Input Voltage	V _{EE} - 0.5 to V _{CC} + 0.5	٧
V _{in}	Digital Input Voltage (Referenced to GND)	-0.5 to V _{CC} + 0.5	V
I	DC Current, Into or Out of Any Pin	±25	mA
P _D	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
T _{stg}	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds SOIC or TSSOP Package	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or $V_{\rm CC}$). Unused outputs must be left open.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

†Derating: SOIC Package: -7 mW/°C from 65° to 125°C TSSOP Package: -6.1 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
V _{CC}	Positive DC Supply Voltage	(Referenced to GND) (Referenced to V _{EE})	2.0 2.0	6.0 12.0	V
V _{EE}	Negative DC Supply Voltage, Output (Referenced to GND)		-6.0	GND	V
V _{IS}	Analog Input Voltage		V _{EE}	V _{CC}	V
V _{in}	Digital Input Voltage (Referenced to GND)		GND	V _{CC}	V
V _{IO} *	Static or Dynamic Voltage Across Switch			1.2	V
T _A	Operating Temperature Range, All Package Types		– 55	+125	°C
t _r , t _f	Input Rise/Fall Time (Channel Select or Enable Inputs)	$V_{CC} = 2.0 \text{ V}$ $V_{CC} = 3.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	0 0 0	1000 600 500 400	ns

DC CHARACTERISTICS — Digital Section (Voltages Referenced to GND) VEE = GND, Except Where Noted

				V _{CC}	Guara	nteed Lim	nit	
Symbol	Parameter	Conditio	n	v	-55 to 25°C	≤ 85 °C	≤125°C	Unit
V _{IH}	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs	R _{on} = Per Spec		2.0 3.0 4.5 6.0	1.50 2.10 3.15 4.20	1.50 2.10 3.15 4.20	1.50 2.10 3.15 4.20	V
V _{IL}	Maximum Low-Level Input Voltage, Channel-Select or Enable Inputs	R _{on} = Per Spec		2.0 3.0 4.5 6.0	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	V
I _{in}	Maximum Input Leakage Current, Channel-Select or Enable Inputs	$V_{in} = V_{CC}$ or GND, $V_{EE} = -6.0 \text{ V}$		6.0	± 0.1	± 1.0	± 1.0	μΑ
I _{CC}	Maximum Quiescent Supply Current (per Package)	Channel Select, Enak V _{IS} = V _{CC} or GND; V _{IO} = 0 V		6.0 6.0	1 4	10 40	20 80	μΑ

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

*For voltage drops across switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

DC CHARACTERISTICS — Analog Section

					Guara	nteed Lim	nit	
Symbol	Parameter	Condition	V _{CC}	V _{EE}	−55 to 25°C	≤ 85 °C	≤125°C	Unit
R _{on}	Maximum "ON" Resistance	$V_{in} = V_{IL}$ or V_{IH} ; $V_{IS} = V_{CC}$ to V_{EE} ; $I_S \le 2.0$ mA (Figures 1, 2)	4.5 4.5 6.0	0.0 - 4.5 - 6.0	190 120 100	240 150 125	280 170 140	Ω
		$\begin{aligned} &V_{in} = V_{IL} \text{ or } V_{IH}; \ V_{IS} = V_{CC} \text{ or } \\ &V_{EE} \text{ (Endpoints); } I_{S} \leq 2.0 \text{ mA} \\ &\text{(Figures 1, 2)} \end{aligned}$	4.5 4.5 6.0	0.0 - 4.5 - 6.0	150 100 80	190 125 100	230 140 115	
ΔR _{on}	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$\begin{split} &V_{in} = V_{IL} \text{ or } V_{IH}; \\ &V_{IS} = 1/2 (V_{CC} - V_{EE}); \\ &I_S \leq 2.0 \text{ mA} \end{split}$	4.5 4.5 6.0	0.0 - 4.5 - 6.0	30 12 10	35 15 12	40 18 14	Ω
l _{off}	Maximum Off-Channel Leakage Current, Any One Channel	$V_{in} = V_{IL} \text{ or } V_{IH};$ $V_{IO} = V_{CC} - V_{EE};$ Switch Off (Figure 3)	6.0	- 6.0	0.1	0.5	1.0	μΑ
	Maximum Off-ChannelHC4051A Leakage Current, HC4052A Common Channel HC4053A	$V_{IO} = V_{CC} - V_{EE};$	6.0 6.0 6.0	- 6.0 - 6.0 - 6.0	0.2 0.1 0.1	2.0 1.0 1.0	4.0 2.0 2.0	
l _{on}	Maximum On-ChannelHC4051A Leakage Current, HC4052A Channel-to-Channel HC4053A	Switch-to-Switch =	6.0 6.0 6.0	- 6.0 - 6.0 - 6.0	0.2 0.1 0.1	2.0 1.0 1.0	4.0 2.0 2.0	μΑ

AC CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

			V _{CC}	Guara	nteed Lin	nit	
Symbol	Parameter		v	-55 to 25°C	≤ 85 °C	≤125°C	Unit
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Channel-Select to Anal (Figure 9)	og Output	2.0 3.0 4.5 6.0	270 90 59 45	320 110 79 65	350 125 85 75	ns
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Analog Input to Analog (Figure 10)	Output	2.0 3.0 4.5 6.0	40 25 12 10	60 30 15 13	70 32 18 15	ns
t _{PLZ} , t _{PHZ}	Maximum Propagation Delay, Enable to Analog Outpu (Figure 11)	t	2.0 3.0 4.5 6.0	160 70 48 39	200 95 63 55	220 110 76 63	ns
t _{PZL} , t _{PZH}	Maximum Propagation Delay, Enable to Analog Output (Figure 11)	t	2.0 3.0 4.5 6.0	245 115 49 39	315 145 69 58	345 155 83 67	ns
C _{in}	Maximum Input Capacitance, Channel-Select or Enab	ole Inputs		10	10	10	pF
C _{I/O}	Maximum Capacitance (All Switches Off) Common	Analog I/O O/I: HC4051A HC4052A HC4053A		35 130 80 50	35 130 80 50	35 130 80 50	pF
		Feed-through		1.0	1.0	1.0	
			Туріса	ıl @ 25°C, V _{CC}	= 5.0 V, V	_{EE} = 0 V	
C _{PD}	Power Dissipation Capacitance (Figure 13)*	HC4051A HC4052A HC4053A		45 80 45			pF

^{*}Used to determine the no–load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

			v _{cc}	V _{EE}		Limit*		
Symbol	Parameter	Condition	V V			25°C		Unit
BW	Maximum On-Channel Bandwidth or Minimum Frequency Response (Figure 6)	f _{in} = 1MHz Sine Wave; Adjust f _{in} Voltage to Obtain 0dBm at V _{OS} ; Increase f _{in} Frequency Until dB Meter Reads –3dB;	2.25	-2.25	'51 80	'52 95	'53 120	MHz
	,	$R_L = 50\Omega$, $C_L = 10pF$	4.50 6.00	-4.50 -6.00	80 80	95 95	120 120	
-	Off-Channel Feed-through Isolation (Figure 7)	f _{in} = Sine Wave; Adjust f _{in} Voltage to Obtain 0dBm at V _{IS}	2.25 4.50	-2.25 -4.50		-50 -50		dB
		f_{in} = 10kHz, R_L = 600 Ω , C_L = 50pF	6.00	-6.00		-50		
			2.25	-2.25		-40 40		
		f_{in} = 1.0MHz, R_L = 50 Ω , C_L = 10pF	4.50 6.00	-4.50 -6.00		-40 -40		
-	Feedthrough Noise. Channel-Select Input to Common	$V_{in} \le 1$ MHz Square Wave ($t_r = t_f = 6$ ns); Adjust R ₁ at Setup so that $I_S = 0$ A;	2.25 4.50	-2.25 -4.50		25 105		mV_{PP}
	I/O (Figure 8)	Enable = GND $R_L = 600\Omega$, $C_L = 50pF$	6.00	-6.00		135		
			2.25	-2.25 -4.50		35		
		$R_L = 10k\Omega$, $C_L = 10pF$	4.50 6.00	-4.50 -6.00		145 190		
-	Crosstalk Between Any Two	f _{in} = Sine Wave; Adjust f _{in} Voltage to	2.25	-2.25		-50		dB
	Switches (Figure 12) (Test does not apply to HC4051A)	Obtain 0dBm at V_{IS} f_{in} = 10kHz, R_L = 600 Ω , C_L = 50pF	4.50 6.00	-4.50 -6.00		–50 –50		
			2.25 4.50	-2.25 -4.50		-60 -60		
		$f_{in} = 1.0MHz, R_L = 50\Omega, C_L = 10pF$	6.00	-4.50 -6.00		-60 -60		
THD	Total Harmonic Distortion (Figure 14)	f _{in} = 1kHz, R _L = 10kΩ, C _L = 50pF THD = THD _{measured} - THD _{source}						%
		V _{IS} = 4.0V _{PP} sine wave	2.25	-2.25		0.10		
		$V_{IS} = 8.0V_{PP}$ sine wave $V_{IS} = 11.0V_{PP}$ sine wave	4.50 6.00	-4.50 -6.00		0.08 0.05		

^{*}Limits not tested. Determined by design and verified by qualification.




Figure 1a. Typical On Resistance, V_{CC} – V_{EE} = 2.0 V




Figure 1b. Typical On Resistance, V_{CC} – V_{EE} = 3.0 V





Figure 1c. Typical On Resistance, V_{CC} – V_{EE} = 4.5 V

Figure 1d. Typical On Resistance, $V_{CC} - V_{EE} = 6.0 \text{ V}$






Figure 1e. Typical On Resistance, V_{CC} – V_{EE} = 9.0 V

Figure 1f. Typical On Resistance, V_{CC} – V_{EE} = 12.0 V




Figure 2. On Resistance Test Set-Up




Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up




Figure 4. Maximum Off Channel Leakage Current, Common Channel, Test Set-Up




Figure 5. Maximum On Channel Leakage Current, Channel to Channel, Test Set-Up






Figure 6. Maximum On Channel Bandwidth, Test Set-Up




*Includes all probe and jig capacitance

Figure 7. Off Channel Feedthrough Isolation, Test Set-Up



*Includes all probe and jig capacitance

Figure 8. Feedthrough Noise, Channel Select to Common Out, Test Set-Up



ANALOG I/O

OFF/ON

TEST
POINT

CL*

TEST
POINT

CL*

TEST
POINT

 V_{CC}


*Includes all probe and jig capacitance

V_{CC}

 V_{CC}

Figure 9a. Propagation Delays, Channel Select to Analog Out

Figure 9b. Propagation Delay, Test Set-Up Channel Select to Analog Out



ANALOG I/O

ON

COMMON O/I

TEST POINT

CL*


Results

TEST POINT

*Includes all probe and jig capacitance

Figure 10a. Propagation Delays, Analog In to Analog Out

Figure 10b. Propagation Delay, Test Set-Up Analog In to Analog Out




POSITION 1 WHEN TESTING t_{PHZ} AND t_{PZL}
POSITION 2 WHEN TESTING t_{PLZ} AND t_{PZL}

V_{CC}

1 ANALOG I/O
ON/OFF
ENABLE
6
7
8

Figure 11a. Propagation Delays, Enable to Analog Out

Figure 11b. Propagation Delay, Test Set-Up
Enable to Analog Out



*Includes all probe and jig capacitance

Figure 12. Crosstalk Between Any Two Switches, Test Set-Up




Figure 14a. Total Harmonic Distortion, Test Set-Up




Figure 13. Power Dissipation Capacitance, Test Set-Up




Figure 14b. Plot, Harmonic Distortion

APPLICATIONS INFORMATION

The Channel Select and Enable control pins should be at V_{CC} or GND logic levels. V_{CC} being recognized as a logic high and GND being recognized as a logic low. In this example:

$$V_{CC}$$
 = +5V = logic high
GND = 0V = logic low

The maximum analog voltage swings are determined by the supply voltages V_{CC} and V_{EE} . The positive peak analog voltage should not exceed V_{CC} . Similarly, the negative peak analog voltage should not go below V_{EE} . In this example, the difference between V_{CC} and V_{EE} is ten volts. Therefore, using the configuration of Figure 15, a maximum analog signal of ten volts peak—to—peak can be controlled. Unused analog inputs/outputs may be left floating (i.e., not connected). However, tying unused analog inputs and

outputs to V_{CC} or GND through a low value resistor helps minimize crosstalk and feed-through noise that may be picked up by an unused switch.

Although used here, balanced supplies are not a requirement. The only constraints on the power supplies are that:

$$\begin{split} V_{CC} - GND &= 2 \text{ to 6 volts} \\ V_{EE} - GND &= 0 \text{ to -6 volts} \\ V_{CC} - V_{EE} &= 2 \text{ to 12 volts} \\ and V_{EE} &\leq GND \end{split}$$

When voltage transients above V_{CC} and/or below V_{EE} are anticipated on the analog channels, external Germanium or Schottky diodes (D_x) are recommended as shown in Figure 16. These diodes should be able to absorb the maximum anticipated current surges during clipping.




Figure 15. Application Example






Figure 16. External Germanium or Schottky Clipping Diodes




a. Using Pull-Up Resistors



b. Using HCT Interface

Figure 17. Interfacing LSTTL/NMOS to CMOS Inputs






Figure 19. Function Diagram, HC4052A




Figure 20. Function Diagram, HC4053A

ORDERING INFORMATION

Device	Package	Shipping [†]			
MC74HC4051ADG		48 Units / Rail			
MC74HC4051ADR2G		2500 Units / Tape & Reel			
NLV74HC4051ADR2G*	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel			
MC74HC4051AADR2G	(151100)	2500 Units / Tape & Reel			
NLV74HC4051AADR2G*		2500 Units / Tape & Reel			
MC74HC4051ADWG		48 Units / Rail			
MC74HC4051ADWR2G	SOIC-16 WIDE (Pb-Free)	1000 Units / Tape & Reel			
NLVHC4051ADWR2G*	(1 5-1 166)	1000 Units / Tape & Reel			
MC74HC4051ADTG		96 Units / Rail			
MC74HC4051ADTR2G	TSSOP-16	2500 Units / Tape & Reel			
NLVHC4051ADTR2G*	(Pb-Free)	2500 Units / Tape & Reel			
NLVHC4051AADTR2G*		2500 Units / Tape & Reel			
NLVHC4051AMNTWG* (In Development)	QFN16 (Pb-Free)	3000 Units / Tape & Reel			
MC74HC4052ADG	SOIC-16	48 Units / Rail			
MC74HC4052ADR2G	(Pb-Free)	2500 Units / Tape & Reel			
NLV74HC4052ADR2G*		2500 Units / Tape & Reel			
MC74HC4052ADWG	SOIC-16 WIDE	48 Units / Rail			
MC74HC4052ADWR2G	(Pb-Free)	1000 Units / Tape & Reel			
MC74HC4052ADTG		96 Units / Rail			
MC74HC4052ADTR2G	TSSOP-16	2500 Units / Tape & Reel			
NLV74HC4052ADTRG*	(Pb-Free)	2500 Units / Tape & Reel			
NLVHC4052ADTR2G*		2500 Units / Tape & Reel			
NLVHC4052AMNTWG* (In Development)	QFN16 (Pb-Free)	3000 Units / Tape & Reel			
MC74HC4053ADG		48 Units / Rail			
MC74HC4053ADR2G	SOIC-16	2500 Units / Tape & Reel			
NLV74HC4053ADR2G*	(Pb-Free)	2500 Units / Tape & Reel			
MC74HC4053ADWG		48 Units / Rail			
NLV74HC4053ADWRG*	2010 40 M/IDE	1000 Units / Tape & Reel			
MC74HC4053ADWR2G	SOIC-16 WIDE (Pb-Free)	1000 Units / Tape & Reel			
NLV74HC4053ADWR2G*	<u> </u>	1000 Units / Tape & Reel			
MC74HC4053ADTG		96 Units / Rail			
MC74HC4053ADTR2G	TSSOP-16	2500 Units / Tape & Reel			
NLVHC4053ADTR2G*	(Pb-Free)	2500 Units / Tape & Reel			

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*}NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.







SOIC-16 9.90x3.90x1.50 1.27P CASE 751B ISSUE L


DATE 29 MAY 2024

NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE 6 DIMENSION AT MAXIMUM MATERIAL CONDITION.







MILLIMETERS							
DIM	MIN	NOM	MAX				
А	1.35	1.55	1.75				
A1	0.00	0.05	0.10				
A2	1.35	1.50	1.65				
b	0.35	0.42	0.49				
С	0.19	0.22	0.25				
D		9.90 BSC					
E		6.00 BSC					
E1		3.90 BSC					
е		1.27 BSC					
h	0.25		0.50				
L	0.40	0.83	1.25				
L1		1.05 REF					
Θ	0.		7°				
TOLERAN	CE OF FC	RM AND	POSITION				
aaa	0.10						
bbb	0.20						
ccc	0.10						
ddd		0.25					
eee		0.10					



RECOMMENDED MOUNTING FOOTPRINT

*FOR ADDITIONAL INFORMATION ON OUR
PB-FREE STRATEGY AND SOLDERING DETAILS,
PLEASE DOWNLOAD THE onsemi SOLDERING
AND MOUNTING TECHNIQUES REFERENCE
MANUAL, SOLDERRM/D

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED"	
DESCRIPTION:	SOIC-16 9.90X3.90X1.50 1	.27P	PAGE 1 OF 2


onsemi and ONSemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.



SOIC-16 9.90x3.90x1.50 1.27P CASE 751B ISSUE L

DATE 29 MAY 2024

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code

A = Assembly Location

WL = Wafer Lot
 Y = Year
 WW = Work Week
 G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

077/15/		077/15.0		077/15.0		T/15 4	
STYLE 1: PIN 1.	COLLECTOR	STYLE 2:	CATHODE	STYLE 3: PIN 1.		TYLE 4: PIN 1.	COLLECTOR DVF #1
PIN 1. 2.		PIN 1. 2.		PIN 1. 2.	COLLECTOR, DYE #1 BASE, #1	PIN 1. 2.	
2. 3.	EMITTER	2. 3.	NO CONNECTION	2. 3.		2. 3.	
3. 4.	NO CONNECTION	3. 4.		3. 4.		3. 4.	
	EMITTER	4. 5.					
5.	BASE	5. 6.	NO CONNECTION	5.	,	5.	
6. 7.		o. 7.		6.	EMITTER, #2	6.	
7. 8.		7. 8.	CATHODE	7. 8.			COLLECTOR, #4 COLLECTOR, #4
8. 9.		8. 9.			COLLECTOR, #2		BASE, #4
9. 10.			ANODE		BASE. #3		EMITTER, #4
	NO CONNECTION						
	EMITTER	11.	CATHODE		EMITTER, #3 COLLECTOR, #3		BASE, #3
							EMITTER, #3
	BASE		CATHODE		COLLECTOR, #4		BASE, #2
	COLLECTOR	14.			BASE, #4		EMITTER, #2
15.			ANODE		EMITTER, #4		BASE, #1
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1
STYLE 5:		STYLE 6:		STYLE 7:			
PIN 1.	,	PIN 1.		PIN 1.			
PIN 1. 2.	DRAIN, #1	PIN 1. 2.	CATHODE	PIN 1. 2.	COMMON DRAIN (OUTPUT)		
PIN 1. 2. 3.	DRAIN, #1 DRAIN, #2	PIN 1. 2. 3.	CATHODE CATHODE	PIN 1. 2. 3.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
PIN 1. 2. 3. 4.	DRAIN, #1 DRAIN, #2 DRAIN, #2	PIN 1. 2. 3. 4.	CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH		
PIN 1. 2. 3. 4. 5.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3	PIN 1. 2. 3. 4. 5.	CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT)		
PIN 1. 2. 3. 4. 5. 6.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3	PIN 1. 2. 3. 4. 5.	CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
PIN 1. 2. 3. 4. 5. 6.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4	PIN 1. 2. 3. 4. 5. 6.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5. 6. 7.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
PIN 1. 2. 3. 4. 5. 6.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4	PIN 1. 2. 3. 4. 5.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH		
PIN 1. 2. 3. 4. 5. 6.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4	PIN 1. 2. 3. 4. 5. 6.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH		
PIN 1. 2. 3. 4. 5. 6. 7.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 SOURCE, #4	PIN 1. 2. 3. 4. 5. 6. 7.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT)		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #3 DRAIN, #4 GATE, #4 GATE, #4 SOURCE, #4 SOURCE, #3	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GOMMON DRAIN (OUTPUT) GATE N-CH		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2 SOURCE, #2 SOURCE, #2	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) CATE N-CH COMMON DRAIN (OUTPUT)		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #3 DRAIN, #4 GATE, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2 GATE, #1	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2 SOURCE, #2 SOURCE, #2	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-16 9.90X3.90X1.50 1.27P		PAGE 2 OF 2	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.








SOIC-16 WB CASE 751G ISSUE E

DATE 08 OCT 2021












DETAIL A


NOTES

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.
- MAXIMUM MOLD PROTRUSION OR FLASH TO BE 0.15 PER SIDE.

	MILLIMETERS		
DIM	MIN.	MAX.	
Α	2.35	2.65	
A1	0.10	0.25	
В	0.35	0.49	
С	0.23	0.32	
D	10.15	10.45	
E	7.40	7.60	
е	1.27 BSC		
Н	10.05	10.55	
h	0.53 REF		
١	0.50	0.90	
М	0*	7*	



GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code = Assembly Location

WL = Wafer Lot YY = Year ww = Work Week G = Pb-Free Package

DOCUMENT NUMBER:	98ASB42567B		versions are uncontrolled except when accessed directly from the Document Repository. ersions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-16 WB	•	PAGE 1 OF 1		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

^{*}This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "=", may or may not be present. Some products may not follow the Generic Marking.

2X L/2


L

☐ 0.15 (0.006)

PIN 1 IDENT.

υ®





DATE 19 OCT 2006

NOTES

Κ

SECTION N-N

0.25 (0.010)

J1

В

-U-


- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT
- EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE
 INTERLEAD FLASH OR PROTRUSION.
- INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION SHALL
 NOT EXCEED 0.25 (0.010) PER SIDE.
 DIMENSION K DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABILE DAMBAR
 PROTRUSION SHALL BE 0.08 (0.003) TOTAL
 IN EXCESS OF THE K DIMENSION AT
 MAXIMUM MATERIAL CONDITION.
 TERMINIAL NILMBERS ADE SUCIUMI ECIP.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
Н	0.18	0.28	0.007	0.011
7	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
М	00	00	00	0 0

DETAIL E -W-☐ 0.10 (0.004) **DETAIL E** SEATING PLANE D

RECOMMENDED SOLDERING FOOTPRINT*

-V-



^{*}For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



= Specific Device Code XXXX Α = Assembly Location

= Wafer Lot L = Year W = Work Week G or • = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASH70247A	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales