





SLLS589B-NOVEMBER 2003-REVISED MAY 2004

DUAL DIFFERENTIAL PECL DRIVER/RECEIVER

FEATURES

- Functional Replacement for the Agere BTF1A
- Driver Features
 - Third-State Logic Low Output
 - ESD Protection HBM > 3 kV, CDM > 2 kV
 - No Line Loading when Vcc = 0
 - Capable of Driving 50- Ω loads
 - 2.0-ns Maximum Propagation Delay
 - 0.2-ns Output Skew (typical)
- Receiver Features
 - High-Input Impedance Approximately 8 kΩ
 - 4.0-ns Maximum Propagation Delay
 - 50-mV Hysteresis
 - Slew Rate Limited (1 ns min 80% to 20%)
 - ESD Protection HBM > 3 kV, CDM > 2 kV
 - -1.1-V to 7.1-V Input Voltage Range
- Common Device Features
 - Common Enable for Each Driver/Receiver Pair
 - Operating Temperature Range: -40°C to 85°C
 - Single 5.0 V \pm 10% Supply
 - Available in Gull-Wing SOIC (JEDEC MS-013, DW) and SOIC (D) Package

DESCRIPTION

The TB5T1 device is a dual differential driver/receiver circuit that transmits and receives digital data over balanced transmission lines. The dual drivers translate input TTL logic levels to differential pseudo-ECL output levels. The dual receivers convert differential-input logic levels to TTL output levels. Each driver or receiver pair has its own common enable control allowing serial data and a control clock to be transmitted and received on a single integrated circuit. The TB5T1 requires the customer to supply termination resistors on the circuit board.


The power-down loading characteristics of the receiver input circuit are approximately 8 $k\Omega$ relative to the power supplies; hence, it does not load the transmission line when the circuit is powered down.

In circuits with termination resistors, the line remains impedance- matched when the circuit is powered down. The driver does not load the line when it is powered down.


All devices are characterized for operation from -40°C to 85°C.

The logic inputs of this device include internal pull-up resistors of approximately 40 k Ω that are connected to V_{CC} to ensure a logical high level input if the inputs are open circuited.

PIN ASSIGNMENTS DW AND D PACKAGE (TOP VIEW)



FUNCTIONAL BLOCK DIAGRAM



ENABLE TRUTH TABLE

ED	ER	D1	D2	R1	R2
0	0	Active	Active	Active	Active
1	0	Disabled	Disabled	Active	Active
0	1	Active	Active	Disabled	Disabled
1	1	Disabled	Disabled	Disabled	Disabled



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

PART NUMBER	PART MARKING	PACKAGE	LEAD FINISH	STATUS
TB5T1DW	TB5T1	Gull-Wing SOIC NiPdAu		Production
TB5T1D	TB5T1	SOIC NiPdAu		Production
TB5T1LDW	TB5T1L	Gull-Wing SOIC SnPb		Production
TB5T1LD	TB5T1L	SOIC	SnPb	Production

POWER DISSIPATION RATINGS

PACK- AGE	CIRCUIT BOARD MODEL	POWER RATING T _A ≤ 25°C	THERMAL RESISTANCE, JUNCTION- TO-AMBIENT WITH NO AIR FLOW	DERATING FACTOR ⁽¹⁾ T _A ≥ 25°C	POWER RATING T _A = 85°C
D	Low-K ⁽²⁾	752 mW	132.8°C/W	7.5 mW/°C	301 mW
D	High-K ⁽³⁾	1160 mW	85.8°C/W	11.7 mW/°C	466 mW
DW	Low-K ⁽²⁾	814 mW	122.7°C/W	8.2 mW/°C	325 mW
DVV	High-K ⁽³⁾	1200 mW	83.1°C/W	12 mW/°C	481 mW

- This is the inverse of the junction-to-ambient thermal resistance when board-mounted with no airflow.
- In accordance with the low-K thermal metric definitions of EIA/JESD51-3.
- In accordance with the high-K thermal metric definitions of EIA/JESD51-7.

THERMAL CHARACTERISTICS

	PARAMETER	PACKAGE	VALUE	UNIT
0	Junction-to-board	D	48.4	°C/W
$\theta_{\sf JB}$	thermal resistance	DW	55.2	°C/W
0	Junction-to-case	D	45.1	°C/W
$\theta_{\sf JC}$	thermal resistance	DW	48.1	°C/W



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

			UNIT
Supply volt	tage, V _{CC}		0 V to 6 V
Magnitude	of differential bus (input) voltage, $ V_{RI1} - V_{\overline{F}} $		8.4 V
FCD	Human Body Model (2)	All pins	±3 kV
ESD	Charged-Device Model (3)	All pins	±2 kV
Continuous	Continuous power dissipation		See Dissipation Rating Table
Storage ter	mperature, T _{stg}		-65°C to 150°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.5	5	5.5	V
Bus pin input voltage, V_{R11} , V_{R12} , or V_{R12}	-1.2 ⁽¹⁾		7.2	V
Magnitude of differential input voltage, $ V_{R11} - V_{\overline{R11}} $, $ V_{R12} - V_{\overline{R12}} $	0.1		6	V
Operating free-air temperature, T _A	-40		85	°C

⁽¹⁾ The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet, unless otherwise noted.

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Cupply gurrent	Outputs disabled			40	mA
ICC		Outputs enabled			40	mA

⁽²⁾ Tested in accordance with JEDEC Standard 22, Test Method A114-A.

⁽³⁾ Tested in accordance with JEDEC Standard 22, Test Method C101.



THIRD STATE

A TB5T1 driver produces pseudo-ECL levels and has a third state mode, which is different from a conventional TTL device. When a TB5T1 driver is placed in the third state, the base of the output transistors are pulled low, bringing the outputs below the active-low level of standard PECL devices. (For example: The TB5T1 low output level is typically 2.7 V, while the third state noninverting output level is typically 1.2 V.) In a bidirectional, multipoint bus application, the driver of one device, which is in its third state, can be back driven by another driver on the bus whose voltage in the low state is lower than the 3-stated device. This could be due to differences between individual driver's power supplies. In this case, the device in the third state controls the line, thus clamping the line and reducing the signal swing. If the difference between the driver power supplies is small, this consideration can be ignored. Again using the TB5T1 driver as an example, a typical supply voltage difference between separate drivers of > 2 V can exist without significantly affecting the amplitude of the signal.

DRIVER ELECTRICAL CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	Output high voltage ⁽¹⁾		V _{CC} - 1.8	V _{CC} - 1.3	V _{CC} - 0.8	V
V _{OL}	Output low voltage ⁽¹⁾		V _{OH} - 1.4	V _{OH} - 1.2	V _{OH} - 0.7	V
V_{OD}	Differential output voltage, V _{OH} - V _{OL}		0.7	1.1	1.4	V
V_{OH}	Output high voltage ⁽¹⁾		V _{CC} - 1.8	V _{CC} - 1.3	V _{CC} - 0.8	V
V_{OL}	Output low voltage ⁽¹⁾	$T_A = 0^{\circ}C$ to $85^{\circ}C$	V _{OH} - 1.4	V _{OH} - 1.1	V _{OH} - 0.5	V
V _{OD}	Differential output voltage, V _{OH} - V _{OL}		0.5	1.1	1.4	V
V _{OC(PP)}	Peak-to-peak common-mode output voltage	C _L = 5 pF, See Figure 7		230	600	mV
V _{OZH}	Third state output high voltage ⁽¹⁾ $\overline{\text{DO1}}$, $\overline{\text{DO2}}$	V 45V	1.4	1.8	2.2	V
V _{OZD}	Third state diferential output voltage ⁽¹⁾ V _{DOn} - V _{DOn}	$V_{CC} = 4.5 \text{ V}$	-0.47 ⁽²⁾	-0.6		V
V _{IL}	Input low voltage ⁽³⁾	V _{CC} = 5.5 V			0.8	V
V _{IH}	Input high voltage	V _{CC} = 4.5 V	2			V
V _{IK}	Input clamp voltage	$V_{CC} = 4.5 \text{ V}, I_{I} = -5 \text{ mA}$			-1 ⁽²⁾	V
	Chart aircuit autaut aurrent (4)	$V_{CC} = 5.5 \text{ V}, V_{O} = 0 \text{ V}$			-250 ⁽²⁾	mA
los	Short-circuit output current (4)	$V_{CC} = 5.5 \text{ V}, V_{OD} = 0 \text{ V}$			±10 ⁽²⁾	mA
I _{IL}	Input low current	$V_{CC} = 5.5 \text{ V}, V_{I} = 0.4 \text{ V}$			-400 ⁽²⁾	μΑ
I _{IH}	Input high current	$V_{CC} = 5.5 \text{ V}, V_{I} = 2.7 \text{ V}$			20	μΑ
I _{IH}	Input reverse current	$V_{CC} = 5.5 \text{ V}, V_{I} = 5.5 \text{ V}$			100	μΑ
C _{IN}	Input Capacitance			5		pF

⁽¹⁾ Values are with terminations as per Figure 6.

⁽²⁾ This parameter is listed using a magnitude and polarity/direction convention, rather than an algebraic convention, to match the original Agere data sheet.

⁽³⁾ The input levels and difference voltage provide no noise immunity and should be tested only in a static, noise-free environment.

⁽⁴⁾ Test must be performed one lead at a time to prevent damage to the device. No test circuit attached.



RECEIVER ELECTRICAL CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OL}	OL Output low voltage		$V_{CC} = 4.5 \text{ V}, I_{OL} = 8.0 \text{ mA}$			0.4	V
V _{OH}	Output high voltage		$V_{CC} = 4.5 \text{ V}, I_{OH} = -400 \mu\text{A}$	2.4			V
V _{IL}	Enable input low voltage ⁽¹⁾		V _{CC} = 5.5 V			0.8	V
V_{IH}	Enable input high voltage ⁽¹⁾		V _{CC} = 4.5 V	2			V
V _{IK}	Enable input clamp voltage		$V_{CC} = 4.5 \text{ V}, I_{I} = -5 \text{ mA}$			-1 ⁽²⁾	V
V _{TH+}	Positive-going differential input threshold voltage ⁽¹⁾	V _{Rin} - V _{Rin}	n = 1 or 2			100	mV
V _{TH-}	Negative-going differential input threshold voltage ⁽¹⁾	V _{Rin} - V _{Rin}	n = 1 or 2			-100 ⁽²⁾	mV
V _{HYST}	Differential input threshold voltage hysteresis	(V _{TH+} - V _{TH-})			50		mV
I _{OZL}	Off-state output low current (high Z)		$V_{CC} = 5.5 \text{ V}, V_{O} = 0.4 \text{ V}$			-20(2)	μA
I _{OZH}	Off-state output high current (high Z)		$V_{CC} = 5.5 \text{ V}, V_{O} = 2.4 \text{ V}$			20	μΑ
Ios	Short circuit output current ⁽³⁾		V _{CC} = 5.5 V			-100 ⁽²⁾	mA
I _{IL}	Enable input low current		V _{CC} = 5.5 V, V _{IN} = 0.4 V			-400 ⁽²⁾	μA
I _{IH}	Enable input high current		$V_{CC} = 5.5 \text{ V}, V_{IN} = 2.7 \text{ V}$			20	μA
I _{IH}	Enable input reverse current		V _{CC} = 5.5 V, V _{IN} = 5.5 V			100	μA
Π_{L}	Differential input low current		$V_{CC} = 5.5V, V_{IN} = -1.2 V$			-2 ⁽²⁾	mA
I _{IH}	Differential input high current		V _{CC} = 5.5V, V _{IN} = 7.2 V			1	mA
R _O	Output resistance				20		Ω

⁽¹⁾ The input levels and difference voltage provide no noise immunity and should be tested only in a static, noise-free environment.

DRIVER SWITCHING CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{P1}	Propagation delay time, input high to output ⁽¹⁾	C _L = 5 pF, See Figure 2 and Figure 6		1.2	2	ns
t _{P2}	Propagation delay time, input low to output ⁽¹⁾			1.2	2	ns
Δt_{P}	Capacitive delay			0.01	0.03	ns/pF
t _{PHZ}	Propagation delay time, high-level-to-high-impedance output	C _L = 5 pF, See Figure 3 and Figure 6		8	12	ns
t _{PLZ}	Propagation delay time, low-level-to-high-impedance output			7	12	ns
t _{PZH}	Propagation delay time, high-impedance-to-high-level output			4	12	ns
t _{PZL}	Propagation delay time, high-impedance-to-low-level output			5	12	ns
t _{skew1}	Output skew, t _{P1} - t _{P2}	C _L = 5 pF, See Figure 2 and Figure 6		0.15	0.3	ns
t _{skew2}	Output skew, t _{PHH} - t _{PHL} , t _{PLH} - t _{PLL}			0.15	1.1	ns
t _{skew(pp)}	Part-to-part skew ⁽²⁾			0.1	1	ns
Δt_{skew}	Output skew, difference between drivers				0.3	ns
t _{TLH}	Rise time (20%-80%)			0.7	2	ns
t _{THL}	Fall time (80%-20%)			0.7	2	ns

⁽¹⁾ Parameters t_{P1} and t_{P2} are measured from the 1.5 V point of the input to the crossover point of the outputs (see Figure 2).

⁽²⁾ This parameter is listed using a magnitude and polarity/direction convention, rather than an algebraic convention, to match the original Agere data sheet.

⁽³⁾ Test must be performed one lead at a time to prevent damage to the device.

⁽²⁾ t_{skew(pp)} is the magnitude of the difference in propagation delay times between any specified outputs of two devices when both devices operate with the same supply voltage, at the same temperature, and have identical packages and test circuits.




RECEIVER SWITCHING CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output	$C_1 = 0 \text{ pF}^{(1)}$, See Figure 4 and Figure 8		2.5	4	ns
t _{PHL}	Propagation delay time, high-to-low-level output	C _L = 0 pr ···, See Figure 4 and Figure 8		2.5	4	115
t _{PLH}	Propagation delay time, low-to-high-level output	C 15 pF See Figure 4 and Figure 9		3	5.5	20
t _{PHL}	Propagation delay time, high-to-low-level output	C _L = 15 pF, See Figure 4 and Figure 8		3	5.5	ns
t _{PHZ}	Propagation delay time, high-level-to-high-impedance output	C F pF Coo Figure 5 and Figure 0		6	12	ns
t _{PLZ}	Propagation delay time, low-level-to-high-impedance output	C _L = 5 pF, See Figure 5 and Figure 9		6	12	ns
	Load capacitance (C_L) = 10 pF, Figure 4 and Figure 8				0.7	ns
t _{skew1}	Pulse width distortion, t _{PHL} - t _{PLH}	Load capacitance (C _L) = 150 pF, See Figure 4 and Figure 8			4	ns
**	Port to port output woundaring allow(2)	C_L = 10 pF, T_A = 75°C, See Figure 4 and Figure 8		0.8	1.4	ns
∆t _{skew1p-p}	Part-to-part output waveform skew ⁽²⁾	C _L = 10 pF, T _A = -40°C to 85°C, See Figure 4 and Figure 8			1.5	ns
Δt_{skew}	Same part output waveform skew ⁽²⁾	C _L = 10 pF, See Figure 4 and Figure 8			0.3	ns
t _{PZH}	Propagation delay time, high-impedance-to-high-level output	C 10 pF Coo Figure 5 and Figure 9		3	12	ns
t _{PZL}	Propagation delay time, high-impedance-to-low-level output	C _L = 10 pF, See Figure 5 and Figure 8		4	12	ns
t _{TLH}	Rise time (20%—80%)	$-C_1 = 10 \text{ pF}$, See Figure 5 and Figure 8	1		4	ns
t _{THL}	Fall time (80%—20%)	CL = 10 pr, See rigule 5 and rigule 6	1		4	ns

(1) The propagation delay values with a 0 pF load are based on design and simulation.

⁽²⁾ Output waveform skews are when devices operate with the same supply voltage, same temperature, have the same packages and the same test circuits.



NOTE: This graph is included as an aid to the system designers. Total circuit delay varies with load capacitance. The total delay is the sum of the delay due to external capacitance and the intrinsic delay of the device. Intrinsic delay is listed in the table above as the 0 pF load condition. The incremental increase in delay between the 0 pF load condition and the actual total load capacitance represents the extrinsic, or external delay contributed by the load.

Figure 1. Typical Propagation Delay vs Load Capacitance at 25°C



PARAMETER MEASUREMENT INFORMATION





Figure 2. Driver Propagation Delay Tlmes



A. NOTE: In the third state, OUTPUT is 0.47 V (minimum) more negative than OUTPUT.

Figure 3. Driver Enable and Disable Delay Times for a High Input



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 4. Receiver Propagation Delay Times




Figure 5. Receiver Enable and Disable Timing

Parametric values specified under the Electrical Characteristics and Timing Characteristics sections for the data transmission driver devices are measured with the following output load circuits.





Figure 6. Driver Test Circuit



PARAMETER MEASUREMENT INFORMATION (continued)



A. NOTE: All input pulses are supplied by a generator having the following characteristics: t_r or t_f = 1 ns, pulse repetition rate (PRR) = 0.25 Mbps, pulse width = 500 \pm 10 ns. C_P includes the instrumentation and fixture capacitance within 0,06 m of the D.U.T. The measurement of $V_{OS(PP)}$ is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 7. Test Circuit and Definitions for the Driver Common-Mode Output Voltage




Figure 8. Receiver Propagation Delay Time and Enable Time (t_{PZH}, t_{PZL}) Test Circuit






Figure 9. Receiver Disable Time (t_{PHZ}, t_{PLZ}) Test Circuit




TYPICAL CHARACTERISTICS





DIFFERENTIAL OUTPUT VOLTAGE VS FREE-AIR TEMPERATURE, DRIVER






1.6 $V_{CC} = 4.5 \text{ V}$ to 5.5 V Load = 100 Ω V_{OD} - Differential Output V oltage - V V_{DD} Max 1.4 V_{DD} Nom 1.2 V_{DD} Min 1 8.0 -50 50 100 0 TA - Free-Air T emperature - °C

Figure 12.



TYPICAL CHARACTERISTICS (continued)



LOW-TO-HIGH PROPAGATION DELAY vs FREE-AIR TEMPERATURE, RECEIVER




Figure 15.

HIGH-TO-LOW PROPAGATION DELAY vs FREE-AIR TEMPERATURE, RECEIVER




Figure 16.

TEXAS INSTRUMENTS

APPLICATION INFORMATION

Power Dissipation

The power dissipation rating, often listed as the package dissipation rating, is a function of the ambient temperature, T_A , and the airflow around the device. This rating correlates with the device's maximum junction temperature, sometimes listed in the absolute maximum ratings tables. The maximum junction temperature accounts for the processes and materials used to fabricate and package the device, in addition to the desired life expectancy.

There are two common approaches to estimating the internal die junction temperature, T_J . In both of these methods, the device internal power dissipation P_D needs to be calculated This is done by totaling the supply power(s) to arrive at the system power dissispation:

$$\sum (V_{\rm Sn} \times I_{\rm Sn})$$

and then subtracting the total power dissipation of the external load(s):

$$\sum (V_{Ln} \times I_{Ln})$$

The first T_J calculation uses the power dissipation and ambient temperature, along with one parameter: $\theta_{JA}, \ the \ junction-to-ambient \ thermal \ resistance, in degrees Celsius per watt.$

The product of P_D and θ_{JA} is the junction temperature rise above the ambient temperature. Therefore:

$$T_J = T_A + (P_D \times \theta_{JA})$$

Note that θ_{JA} is highly dependent on the PCB on which the device is mounted and on the airflow over the device and PCB. JEDEC/EIA has defined standardized test conditions for measuring θ_{JA} . Two commonly used conditions are the low-K and the high-K boards, covered by EIA/JESD51-3 and EIA/JESD51-7 respectively. Figure 17 shows the low-K and high-K values of θ_{JA} versus air flow for this device and its package options.




Figure 17. Thermal Impedance vs Air Flow

The standardized θ_{JA} values may not accurately represent the conditions under which the device is used. This can be due to adjacent devices acting as heat sources or heat sinks, to nonuniform airflow, or to the system PCB having significantly different thermal characteristics than the standardized test PCBs. The second method of system thermal analysis is more accurate. This calculation uses the power dissipation and ambient temperature, along with two device and two system-level parameters:

- θ_{JC}, the junction-to-case thermal resistance, in degrees Celsius per watt
- $\begin{array}{ccc} \bullet & \theta_{JB}, \text{ the junction-to-board thermal resistance, in} \\ & \text{degrees Celsius per watt} \end{array}$
- θ_{CA}, the case-to-ambient thermal resistance, in degrees Celsius per watt
- $\begin{array}{ll} \bullet & \theta_{\text{BA}} \text{, the board-to-ambient thermal resistance, in} \\ & \text{degrees Celsius per watt.} \end{array}$

In this analysis, there are two parallel paths, one through the case (package) to the ambient, and another through the device to the PCB to the ambient. The system-level junction-to-ambient thermal impedance, $\theta_{\text{JA(S)}}$, is the equivalent parallel impedance of the two parallel paths:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA(S)})$$

where

$$\theta_{\mathsf{JA(S)}} = \frac{\left[\left(\theta_{\mathsf{JC}} + \theta_{\mathsf{CA}} \right) \times \left(\theta_{\mathsf{JB}} + \theta_{\mathsf{BA}} \right) \right]}{\left(\theta_{\mathsf{JC}} + \theta_{\mathsf{CA}} + \theta_{\mathsf{JB}} + \theta_{\mathsf{BA}} \right)}$$



Load Circuits

The test load circuits shown in Figure 6 and Figure 7 are based on a recommended pi type of load circuit shown in Figure 18. The $100-\Omega$ differential load resistor R_T at the receiver provide proper termination for the interconnecting transmission line, assuming it has a $100-\Omega$ characteristic impedance. The two resistors R_S to ground at the driver end of the transmission line link provide dc current paths for the emitter follower output transistors. The two resistors to ground normally should not be placed at the receiver end, as they shunt the termination resistor, potentially creating an impedance mismatch with undesirable reflections.




Figure 18. A Recommended pi Load Circuit

Another common load circuit, a Y load, is shown in Figure 19. The receiver-end line termination of R_T is provided by the series combination of the two $R_{T/2}$ resistors, while the dc current path to ground is provided by the single resistor R_S . Recommended values, as a function of the nominal supply voltage range, are indicated in the figure.




Figure 19. A Recommended Y Load Circuit

An additional load circuit, similar to one commonly used with ECL and PECL, is shown in Figure 20.




Figure 20. A Recommended PECL-Style Load Circuit

An important feature of all of these recommended load circuits is that they ensure that both of the emitter follower output transistors remain active (conducting current) at all times. When deviating from these recommended values, it is important to make sure that the low-side output transistor does not turn off. Failure to do so increases the t_{skew2} and $V_{OC(PP)}$ values, increasing the potential for electromagnetic radiation.





i.com 4-Feb-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TB5T1D	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1YEAR/ Level-1-220C-UNLIM
TB5T1DR	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1YEAR/ Level-1-220C-UNLIM
TB5T1DW	ACTIVE	SOIC	DW	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1YEAR/ Level-1-220C-UNLIM
TB5T1DWR	ACTIVE	SOIC	DW	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1YEAR/ Level-1-220C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.



DW (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated