

DS15BR400/DS15BR401 4-Channel LVDS Buffer/Repeater with Pre-Emphasis

Check for Samples: DS15BR400, DS15BR401

FEATURES

- DC to 2 Gbps Low Jitter, High Noise Immunity, Low Power Operation
- 6 dB of Pre-emphasis Drives Lossy Backplanes and Cables
- LVDS/CML/LVPECL Compatible Input, LVDS Output
- On-chip 100 Ω output termination, optional 100 Ω Input Termination
- 15 kV ESD Protection on LVDS Inputs and Outputs
- Single 3.3V Supply
- Industrial -40 to +85°C Temperature Range
- Space Saving WQFN-32 or TQFP-48 Packages

APPLICATIONS


- Cable Extension Applications
- Signal Repeating and Buffering
- Digital Routers

Typical Application

DESCRIPTION

The DS15BR400/DS15BR401 are four channel LVDS buffer/repeaters capable of data rates of up to 2 Gbps. High speed data paths and flow-through pinout minimize internal device jitter and simplify board layout, while pre-emphasis overcomes ISI jitter effects from lossy backplanes and cables. The differential inputs interface to LVDS, and Bus LVDS signals such as those on TI's 10-, 16-, and 18- bit Bus LVDS SerDes, as well as CML and LVPECL. The differential inputs and outputs of the DS15BR400 are internally terminated with 100Ω resistors to improve performance and minimize board space. The DS15BR401 does not have input termination resistors. The repeater function is especially useful for boosting signals for longer distance transmission over lossy cables and backplanes.

The DS15BR400/DS15BR401 are powered from a single 3.3V supply and consume 578 mW (typ). They operate over the full -40°C to +85°C industrial temperature range and are available in space saving WQFN-32 and TQFP-48 packages.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



Block and Connection Diagrams




Figure 1. DS15BR400 Block Diagram




Figure 2. DS15BR401 Block Diagram




Figure 3. TQFP Pinout - Top View Package Number PFB0048A




Figure 4. WQFN Pinout - Top View Package Number RTV0032A

PIN DESCRIPTIONS

Dim	TOED Div	WOEN Dire		
Pin Name	TQFP Pin Number	WQFN Pin Number	I/O, Type	Description
DIFFERENTIAL INPUTS			•	
IN0+ IN0-	13 14	9 10	I, LVDS	Channel 0 inverting and non-inverting differential inputs.
IN1+ IN1-	15 16	11 12	I, LVDS	Channel 1 inverting and non-inverting differential inputs.
IN2+ IN2-	19 20	13 14	I, LVDS	Channel 2 inverting and non-inverting differential inputs.
IN3+ IN3-	21 22	15 16	I, LVDS	Channel 3 inverting and non-inverting differential inputs.



PIN DESCRIPTIONS (continued)

Pin	TQFP Pin	WQFN Pin	I/O Tyma	Description
Name	Number	Number	I/O, Type	Description
DIFFERE	ENTIAL OUTPUTS	}		
OUT0+ 48 32 O, LVDS C				Channel 0 inverting and non-inverting differential outputs. (1)
OUT1+ OUT1-	46 45	30 29	O, LVDS	Channel 1 inverting and non-inverting differential outputs. (1)
OUT2+ OUT2-	42 41	28 27	O, LVDS	Channel 2 inverting and non-inverting differential outputs. (1)
OUT3+ OUT3-	40 39	26 25	O, LVDS	Channel 3 inverting and non-inverting differential outputs. (1)
DIGITAL	CONTROL INTER	RFACE		
PWDN	12	8	I, LVTTL	A logic low at PWDN activates the hardware power down mode (all channels).
PEM	2	2	I, LVTTL	Pre-emphasis Control Input (affects all Channels)
POWER				
V _{DD}	3, 4, 5, 7, 10, 11, 28, 29, 32, 33	3, 4, 6, 7, 20, 21	I, Power	V _{DD} = 3.3V, ±10%
GND	8, 9, 17, 18, 23, 24, 37, 38, 43, 44	5 (2)	I, Ground	Ground reference for LVDS and CMOS circuitry. For the WQFN package, the DAP is used as the primary GND connection to the device in addition to the pin numbers listed. The DAP is the exposed metal contact at the bottom of the WQFN-32 package. It should be connected to the ground plane with at least 4 vias for optimal AC and thermal performance.
N/C	1,6, 25, 26, 27, 30, 31, 34, 35, 36	1, 17, 18,19,22, 23, 24		No Connect

- (1) The LVDS outputs do not support a multidrop (BLVDS) environment. The LVDS output characteristics of the DS15BR400 and DS15BR401 are optimized for point-to-point backplane and cable applications.
- (2) Note that for the WQFN package the GND is connected thru the DAP on the back side of the WQFN package in addition to the actual pin numbers listed.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



Absolute Maximum Ratings(1)

Supply Voltage (V _{DD})	-0.3V to +4.0V
CMOS Input Voltage	-0.3V to (V _{DD} +0.3V)
LVDS Receiver Input Voltage	-0.3V to (V _{DD} +0.3V)
LVDS Driver Output Voltage	-0.3V to (V _{DD} +0.3V)
LVDS Output Short Circuit Current	+40 mA
Junction Temperature	+150°C
Storage Temperature	−65°C to +150°C
Lead Temperature (Solder, 4sec)	260°C
Max Pkg Power Capacity @ 25°C TQFP WQFN	1.64W 4.16W
Thermal Resistance (θ_{JA}) TQFP WQFN	76°C/W 30°C/W
Package Derating above +25°C TQFP WQFN	13.2mW/°C 33.3mW/°C
ESD Last Passing Voltage HBM, 1.5kΩ, 100pF	8 kV
LVDS pins to GND only	15 kV
EIAJ, 0Ω, 200pF	250V
Charged Device Model	1000V

⁽¹⁾ Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. TI does not recommend operation of products outside of recommended operation conditions.

Recommended Operating Conditions

Supply Voltage (V _{DD})	3.0V to 3.6V
Input Voltage (V _I) ⁽¹⁾	0V to V _{DD}
Output Voltage (V _O)	0V to V _{DD}
Operating Temperature (T _A)	
Industrial	−40°C to +85°C

⁽¹⁾ V_{ID} max < 2.4V

Electrical Characteristics

Over recommended operating supply and temperature ranges unless other specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
LVCMOS	DC SPECIFICATIONS (PWDN,	PEM)				
V _{IH}	High Level Input Voltage		2.0		V_{DD}	V
V _{IL}	Low Level Input Voltage		GND		0.8	V
I _{IH}	High Level Input Current	$V_{IN} = V_{DD} = 3.6V (\overline{PWDN} pin)$	-10		+10	μA
I _{IHR}	High Level Input Current	$V_{IN} = V_{DD} = 3.6V$ (PEM pin)	40		200	μΑ
I _{IL}	Low Level Input Current	$V_{IN} = V_{SS}$, $V_{DD} = 3.6V$	-10		+10	μΑ
C _{IN1}	LVCMOS Input Capacitance	Any Digital Input Pin to V _{SS}		5.5		pF
V _{CL}	Input Clamp Voltage	$I_{CL} = -18 \text{ mA}, V_{DD} = 0V$	-1.5	-0.8		V

⁽¹⁾ Typical parameters are measured at V_{DD} = 3.3V, T_A = 25°C. They are for reference purposes, and are not production-tested.



Electrical Characteristics (continued)

Over recommended operating supply and temperature ranges unless other specified.

Symbol	Parameter	Conditions	Min	Typ (1)	Max	Units
LVDS IN	PUT DC SPECIFICATIONS (INn	±)				
V_{TH}	Differential Input High Threshold ⁽²⁾	$V_{CM} = 0.8V \text{ to } 3.55V,$ $V_{DD} = 3.6V$		0	100	mV
V_{TL}	Differential Input Low Threshold ⁽²⁾	$V_{CM} = 0.8V \text{ to } 3.55V,$ $V_{DD} = 3.6V$	-100	0		mV
V_{ID}	Differential Input Voltage	$V_{CM} = 0.8V$ to 3.55V, $V_{DD} = 3.6V$	100		2400	mV
V_{CMR}	Common Mode Voltage Range	$V_{ID} = 150 \text{ mV}, V_{DD} = 3.6 \text{V}$	0.05		3.55	V
C _{IN2}	LVDS Input Capacitance	IN+ or IN- to V _{SS}		3.0		pF
I _{IN}	Input Current	$V_{IN} = 3.6V, V_{DD} = 3.6V$	-10		+10	μΑ
		$V_{IN} = 0V, V_{DD} = 3.6V$	-10		+10	μΑ
LVDS O	UTPUT DC SPECIFICATIONS (C	DUTn±)				
V _{OD}	Differential Output Voltage, 0% Pre-emphasis ⁽²⁾	R_L = 100 Ω external resistor between OUT+ and OUT-Figure 5	250	360	500	mV
ΔV_{OD}	Change in V _{OD} between Complementary States		-35		35	mV
Vos	Offset Voltage (3)		1.05	1.18	1.475	V
ΔV_{OS}	Change in V _{OS} between Complementary States		-35		35	mV
C _{OUT}	LVDS Output Capacitance	OUT+ or OUT- to V _{SS}		2.5		pF
Ios	Output Short Circuit Current	OUT+ or OUT- Short to GND		-21	-40	mA
		OUT+ or OUT- Short to VDD		6	40	mA
SUPPLY	CURRENT (Static)		•	•	•	
I _{CC}	Supply Current	All inputs and outputs enabled and active, terminated with differential load of 100Ω between OUT+ and OUT PEM = L		175	215	mA
I _{CCZ}	Supply Current - Power Down Mode	PWDN = L, PEM = L		20	200	μΑ
SWITCH	ING CHARACTERISTICS—LVD	S OUTPUTS	1			
t _{LHT}	Differential Low to High Transition Time (4)	Use an alternating 1 and 0 pattern at 200 Mbps, measure between 20% and 80% of V _{OD} .		170	250	ps
t _{HLT}	Differential High to Low Transition Time ⁽⁴⁾	Figure 6 , Figure 8		170	250	ps
t _{PLHD}	Differential Low to High Propagation Delay	Use an alternating 1 and 0 pattern at 200 Mbps, measure at 50% V _{OD} between input to output.		1.0	2.0	ns
t _{PHLD}	Differential High to Low Propagation Delay	Figure 6 , Figure 7		1.0	2.0	ns
t _{SKD1}	Pulse Skew (4)	t _{PLHD} =t _{PHLD}		10	60	ps
t _{SKCC}	Output Channel to Channel Skew (4)	Difference in propagation delay (t _{PLHD} or t _{PHLD}) among all output channels.		25	75	ps
t _{SKP}	Part to Part Skew (4)	Common edge, parts at same temp and V _{CC}			550	ps

Differential output voltage V_{OD} is defined as ABS(OUT+-OUT-). Differential input voltage V_{ID} is defined as ABS(IN+-IN-). Output offset voltage V_{OS} is defined as the average of the LVDS single-ended output voltages at logic high and logic low states.

Not production tested. Ensured by a statistical analysis on a sample basis at the time of characterization.



Electrical Characteristics (continued)

Over recommended operating supply and temperature ranges unless other specified.

Symbol	Parameter	Conditions	Min	Typ (1)	Max	Units
t _{JIT}	Jitter (0% Pre-emphasis)	RJ - Alternating 1 and 0 at 750 MHz ⁽⁶⁾		0.5	1.5	ps
	(5)	DJ - K28.5 Pattern, 1.5 Gbps ⁽⁷⁾		14	30	ps
		TJ - PRBS 2 ²³ -1 Pattern, 1.5 Gbps ⁽⁸⁾		14	31	ps
t _{ON}	LVDS Output Enable Time	Time from PWDN to OUT± change from TRI-STATE to active. Figure 9, Figure 10			20	μs
t _{OFF}	LVDS Output Disable Time	Time from PWDN to OUT± change from active to TRI-STATE. Figure 9, Figure 10			12	ns

- (5) Jitter is not production tested, but ensured through characterization on a sample basis.
- (6) Random Jitter, or RJ, is measured RMS with a histogram including 1500 histogram window hits. Stimulus and fixture Jitter has been subtracted. The input voltage = V_{ID} = 500 mV, input common mode voltage = V_{ICM} = 1.2V, 50% duty cycle at 750 MHz, t_r = t_f = 50 ps (20% to 80%).
- (7) Deterministic Jitter, or DJ, is a peak to peak value. Stimulus and fixture jitter has been subtracted. The input voltage = V_{ID} = 500 mV, input common mode voltage = V_{ICM} = 1.2V, K28.5 pattern at 1.5 Gbps, t_r = t_f = 50 ps (20% to 80%). The K28.5 pattern is repeating bit streams of (0011111010 1100000101).
- (8) Total Jitter, or TJ, is measured peak to peak with a histogram including 3500 window hits. Stimulus and fixture Jitter has been subtracted. The input voltage = V_{ID} = 500 mV, input common mode voltage = V_{ICM} = 1.2V, 2²³-1 PRBS pattern at 1.5 Gbps, t_r = t_f = 50 ps (20% to 80%).

DC Test Circuits




Figure 5. Differential Driver DC Test Circuit

AC Test Circuits and Timing Diagrams




Figure 6. Differential Driver AC Test Circuit




Figure 7. Propagation Delay Timing Diagram






Figure 8. LVDS Output Transition Times




Figure 9. Enable/Disable Time Test Circuit




Figure 10. Enable/Disable Time Diagram



APPLICATION INFORMATION

INTERNAL TERMINATIONS

The DS15BR400 has integrated termination resistors on both the input and outputs. The inputs have a 100Ω resistor across the differential pair, placing the receiver termination as close as possible to the input stage of the device. The LVDS outputs also contain an integrated 100Ω ohm termination resistor, this resistor is used to minimize the output return loss and does not take the place of the 100 ohm termination at the inputs to the receiving device. The integrated terminations improve signal integrity and decrease the external component count resulting in space savings. The DS15BR401 has 100Ω output terminations only.

OUTPUT CHARACTERISTICS

The output characteristics of the DS15BRB400/DS15BR401 have been optimized for point-to-point backplane and cable applications, and are not intended for multipoint or multidrop signaling.

POWERDOWN MODE

The PWDN input activates a hardware powerdown mode. When the powerdown mode is active (PWDN=L), all input and output buffers and internal bias circuitry are powered off. When exiting powerdown mode, there is a delay associated with turning on bandgap references and input/output buffer circuits as indicated in the LVDS Output Switching Characteristics.

Upon asserting the power down function (\overline{PWDN} = Low), and if the Pre-emphasis feature is enable, it is possible for the driver output to source current for a short amount of time lifting the output common mode to V_{DD} . To prevent this occurrence, a load discharge pull down path can be used on either output (1 k Ω to ground recommended). Alternately, a commonly deployed external failsafe network will also provide this path (see INPUT FAILSAFE BIASING). The occurrence of this is application dependant, and parameters that will effect if this is of concern include: AC coupling, use of the powerdown feature, presence of the discharge path, presence of the failsafe biasing, the usage of the pre-emphasis feature, and input characteristics of the downstream LVDS Receiver.

PRE-EMPHASIS

Pre-emphasis dramatically reduces ISI jitter from long or lossy transmission media. One pin is used to select the pre-emphasis level for all outputs, off or on. The pre-emphasis boost is approximately 6 dB at 750 MHz.

Table 1. Pre-emphasis Control Selection Table

PEM	Pre-Emphasis
0	Off
1	On

INPUT FAILSAFE BIASING

Failsafe biasing of the LVDS link should be considered if the downstream Receiver is ON and enabled when the source is in TRI-STATE, powered off, or removed. This will set a valid known input state to the active receiver. This is accomplished by using a pull up resistor to V_{DD} on the 'plus' line, and a pull down resistor to GND on the 'minus' line. Resistor values are in the 750 Ohm to several $k\Omega$ range. The exact value depends upon the desired common mode bias point, termination resistor(s) and desired input differential voltage setting. Please refer to application note AN-1194 "Failsafe Biasing of LVDS interfaces" (SNLA051) for more information and a general discussion.

DECOUPLING

Each power or ground lead of the DS15BR400 should be connected to the PCB through a low inductance path. For best results, one or more vias are used to connect a power or ground pin to the nearby plane. Ideally, via placement is immediately adjacent to the pin to avoid adding trace inductance. Placing power plane closer to the top of the board reduces effective via length and its associated inductance.



Bypass capacitors should be placed close to VDD pins. Small physical size capacitors, such as 0402, X7R, surface mount capacitors should be used to minimize body inductance of capacitors. Each bypass capacitor is connected to the power and ground plane through vias tangent to the pads of the capacitor. An X7R surface mount capacitor of size 0402 has about 0.5 nH of body inductance. At frequencies above 30 MHz or so, X7R capacitors behave as low impedance inductors. To extend the operating frequency range to a few hundred MHz, an array of different capacitor values like 100 pF, 1 nF, 0.03 μ F, and 0.1 μ F are commonly used in parallel. The most effective bypass capacitor can be built using sandwiched layers of power and ground at a separation of 2–3 mils. With a 2 mil FR4 dielectric, there is approximately 500 pF per square inch of PCB.

The center dap of the WQFN package housing the DS15BR400 should be connected to a ground plane through an array of vias. The via array reduces the effective inductance to ground and enhances the thermal performance of the WQFN package.

INPUT INTERFACING

The DS15BR400 and DS15BR401 accept differential signals and allow simple AC or DC coupling. With a wide common mode range, the DS15BR400 and DS15BR401 can be DC-coupled with all common differential drivers (i.e. LVPECL, LVDS, CML). The following three figures illustrate typical DC-coupled interface to common differential drivers. Note that the DS15BR400 inputs are internally terminated with a 100Ω resistor while the DS15BR401 inputs are not, therefore the latter requires external input termination.




Figure 11. Typical LVDS Driver DC-Coupled Interface to DS15BR400 Input




Figure 12. Typical CML Driver DC-Coupled Interface to DS15BR400 Input




Figure 13. Typical LVPECL Driver DC-Coupled Interface to DS15BR400 Input



OUTPUT INTERFACING

The DS15BR400 and DS15BR401 output signals that are compliant to the LVDS standard. Their outputs can be DC-coupled to most common differential receivers. Figure 14 illustrates typical DC-coupled interface to common differential receivers and assumes that the receivers have high impedance inputs. While most differential receivers have a common mode input range that can accommodate LVDS compliant signals, it is recommended to check respective receiver's data sheet prior to implementing the suggested interface implementation.




Figure 14. Typical DS15BR400 Output DC-Coupled Interface to an LVDS, CML or LVPECL Receiver



Typical Performance Characteristics




Figure 15.




Figure 17.




Figure 16.

Data Rate vs. Cable Length (0.25 UI Criteria)




Figure 18. (1)

Data Rate vs. Cable Length (0.5 UI Criteria)




Figure 19. (1)

(1) Data presented in this graph was collected using the DS15BR400EVK, a pair of RJ-45 to SMA adapter boards and various length Belden 1700a cables. The maximum data rate was determined based on total jitter (0.25 UI criteria) measured after the cable. The total jitter was a peak to peak value measured with a histogram including 3000 window hits.



REVISION HISTORY

Changes from Revision F (April 2013) to Revision G			g	
•	Changed layout of National Data Sheet to TI format		11	

www.ti.com 14-May-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DS15BR400TSQ/NOPB	ACTIVE	WQFN	RTV	32	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	5R400SQ	Samples
DS15BR400TVS/NOPB	ACTIVE	TQFP	PFB	48	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	DS15BR 400TVS	Samples
DS15BR400TVSX/NOPB	ACTIVE	TQFP	PFB	48	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	DS15BR 400TVS	Samples
DS15BR401TSQ/NOPB	ACTIVE	WQFN	RTV	32	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	5R401SQ	Samples
DS15BR401TVS/NOPB	ACTIVE	TQFP	PFB	48	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	DS15BR 401TVS	Samples
DS15BR401TVSX/NOPB	ACTIVE	TQFP	PFB	48	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	DS15BR 401TVS	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

www.ti.com 14-May-2024

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 15-May-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS15BR400TSQ/NOPB	WQFN	RTV	32	1000	178.0	12.4	5.3	5.3	1.3	8.0	12.0	Q1
DS15BR400TVSX/NOPB	TQFP	PFB	48	1000	330.0	16.4	9.3	9.3	2.2	12.0	16.0	Q2
DS15BR401TSQ/NOPB	WQFN	RTV	32	1000	178.0	12.4	5.3	5.3	1.3	8.0	12.0	Q1
DS15BR401TVSX/NOPB	TQFP	PFB	48	1000	330.0	16.4	9.3	9.3	2.2	12.0	16.0	Q2



www.ti.com 15-May-2024



*All dimensions are nominal

7 III dilitorio di o riorini di									
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)		
DS15BR400TSQ/NOPB	WQFN	RTV	32	1000	208.0	191.0	35.0		
DS15BR400TVSX/NOPB	TQFP	PFB	48	1000	356.0	356.0	35.0		
DS15BR401TSQ/NOPB	WQFN	RTV	32	1000	208.0	191.0	35.0		
DS15BR401TVSX/NOPB	TQFP	PFB	48	1000	356.0	356.0	35.0		



www.ti.com 15-May-2024

TRAY




Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
DS15BR400TVS/NOPB	PFB	TQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25
DS15BR401TVS/NOPB	PFB	TQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



PFB (S-PQFP-G48)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

PFB (S-PQFP-G48)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated