

# LM1458/LM1558 Dual Operational Amplifier

Check for Samples: LM1458, LM1558

#### **FEATURES**

- No Frequency Compensation Required
- Short-Circuit Protection
- Wide Common-Mode and Differential Voltage Ranges
- Low-Power Consumption
- 8-Lead TO-99 and 8-Lead PDIP
- No Latch Up When Input Common Mode Range is Exceeded

#### DESCRIPTION

The LM1458 and the LM1558 are general purpose dual operational amplifiers. The two amplifiers share a common bias network and power supply leads. Otherwise, their operation is completely independent.

The LM1458 is identical to the LM1558 except that the LM1458 has its specifications guaranteed over the temperature range from  $0^{\circ}$ C to  $+70^{\circ}$ C instead of  $-55^{\circ}$ C to  $+125^{\circ}$ C.

#### **Connection Diagram**




Figure 1. TO-99 Package (Top View) See Package Number LMC (O-MBCY-W8)




Figure 2. Dual-In-Line Package (Top View) See Package Number D (R-PDSO-G8) or P (R-PDIP-T8)



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## Absolute Maximum Ratings (1)(2)(3)

- 1000 - 1010 - 1110 - 1110 - 110 -	
Supply Voltage	
LM1558	±22V
LM1458	±18V
Power Dissipation (4)	
LM1558H/LM1458H	500 mW
LM1458N	400 mW
Differential Input Voltage	±30V
Input Voltage (5)	±15V
Output Short-Circuit Duration	Continuous
Operating Temperature Range LM1558 LM1458	-55°C to +125°C 0°C to +70°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature (Soldering, 10 sec.)	260°C
Soldering Information	
PDIP Package	
Soldering (10 seconds)	260°C
SOIC Package	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C
See AN-450 "Surface Mounting Methods and Their Effect on Product Reliab	oility" for other methods of soldering surface mount devices.
ESD tolerance (6)	300V

- (1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits.
- (2) Refer to RETS 1558V for LM1558J and LM1558H military specifications.
- 3) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
- (4) The maximum junction temperature of the LM1558 is 150°C, while that of the LM1458 is 100°C. For operating at elevated temperatures, devices in the LMC package must be derated based on a thermal resistance of 150°C/W, junction to ambient or 20°C/W, junction to case. For the PDIP the device must be derated based on a thermal resistance of 187°C/W, junction to ambient.
- (5) For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.
- (6) Human body model,  $1.5 \text{ k}\Omega$  in series with 100 pF.

#### Electrical Characteristics (1)

Parameter	Conditions		LM1558			Units		
		Min	Тур	Max	Min	Тур	Max	
Input Offset Voltage	$T_A = 25$ °C, $R_S \le 10 \text{ k}\Omega$		1.0	5.0		1.0	6.0	mV
Input Offset Current	T <sub>A</sub> = 25°C		80	200		80	200	nA
Input Bias Current	T <sub>A</sub> = 25°C		200	500		200	500	nA
Input Resistance	T <sub>A</sub> = 25°C	0.3	1.0		0.3	1.0		МΩ
Supply Current Both Amplifiers	$T_A = 25^{\circ}C, V_S = \pm 15V$		3.0	5.0		3.0	5.6	mA
Large Signal Voltage Gain	$T_A = 25$ °C, $V_S = \pm 15$ V	50	160		20	160		V/mV
	$V_{OUT} = \pm 10V, R_L \ge 2 k\Omega$							
Input Offset Voltage	R <sub>S</sub> ≤ 10 kΩ			6.0			7.5	mV
Input Offset Current				500			300	nA
Input Bias Current				1.5			0.8	μΑ
Large Signal Voltage Gain	$V_S = \pm 15V, V_{OUT} = \pm 10V$	25			15			V/mV
	$R_L \ge k\Omega$							
Output Voltage Swing	$V_S = \pm 15V, R_L = 10 \text{ k}\Omega$	±12	±14		±12	±14		V
	$R_L = 2 k\Omega$	±10	±13		±10	±13		V

(1) These specifications apply for  $V_S = \pm 15V$  and  $-55^{\circ}C \le T_A \le 125^{\circ}C$ , unless otherwise specified. With the LM1458, however, all specifications are limited to  $0^{\circ}C \le T_A \le 70^{\circ}C$  and  $V_S = \pm 15V$ .


Submit Documentation Feedback



## **Electrical Characteristics** (1) (continued)

Parameter	Conditions		LM1558			Units		
		Min	Тур	Max	Min	Тур	Max	
Input Voltage Range	V <sub>S</sub> = ±15V	±12			±12			V
Common Mode Rejection Ratio	R <sub>S</sub> ≤ 10 kΩ	70	90		70	90		dB
Supply Voltage Rejection Ratio	$R_S \le 10 \text{ k}\Omega$	77	96		77	96		dB

## **SCHEMATIC DIAGRAM**



Numbers in parentheses are pin numbers for amplifier B.

#### SNOSBU4D - APRIL 1998 - REVISED MARCH 2013



## **REVISION HISTORY**

Cr	nanges from Revision C (March 2013) to Revision D	Page
•	Changed layout of National Data Sheet to TI format	3

www.ti.com 24-May-2024

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM1458 MWC	ACTIVE	WAFERSALE	YS	0	1	RoHS & Green	Call TI	Level-1-NA-UNLIM	-40 to 85		Samples
LM1458M	LIFEBUY	SOIC	D	8	95	Non-RoHS & Green	Call TI	Level-1-235C-UNLIM	0 to 70	LM 1458M	
LM1458M/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	0 to 70	LM 1458M	Samples
LM1458MX	LIFEBUY	SOIC	D	8	2500	Non-RoHS & Green	Call TI	Level-1-235C-UNLIM	0 to 70	LM 1458M	
LM1458MX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	0 to 70	LM 1458M	Samples
LM1458N/NOPB	ACTIVE	PDIP	Р	8	40	RoHS & Green	NIPDAU	Level-1-NA-UNLIM	0 to 70	LM1458N	Samples
LM1558H	ACTIVE	TO-99	LMC	8	500	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	( LM1558H, LM1558H )	Samples
LM1558H/NOPB	ACTIVE	TO-99	LMC	8	500	RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	( LM1558H, LM1558H )	Samples
MC1558G	ACTIVE	TO-99	LMC	8	500	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	( LM1558H, LM1558H )	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 24-May-2024

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 10-May-2024

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	LM1458MX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LI	M1458MX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1



www.ti.com 10-May-2024



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM1458MX	SOIC	D	8	2500	367.0	367.0	35.0
LM1458MX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 10-May-2024

#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LM1458M	D	SOIC	8	95	495	8	4064	3.05
LM1458M	D	SOIC	8	95	495	8	4064	3.05
LM1458M/NOPB	D	SOIC	8	95	495	8	4064	3.05
LM1458N/NOPB	Р	PDIP	8	40	502	14	11938	4.32

# LMC (O-MBCY-W8)

## METAL CYLINDRICAL PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Leads in true position within 0.010 (0,25) R @ MMC at seating plane.
- D. Pin numbers shown for reference only. Numbers may not be marked on package.
- E. Falls within JEDEC MO-002/TO-99.





SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# P (R-PDIP-T8)

## PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated