

Order

Now





Support & Community

Reference Design



#### LMV611, LMV612, LMV614

SNOSC69D - APRIL 2012 - REVISED MARCH 2017


## LMV61x Single, Dual, and Quad, 1.4-MHz, Low-Power, General-Purpose 1.8-V Operational Amplifiers

### 1 Features

- Supply Values: 1.8 V (Typical)
- Ensured 1.8-V, 2.7-V, and 5-V Specifications
- Output Swing:
  - 80 mV From Rail With 600-Ω Load
  - 30 mV From Rail With 2-k $\Omega$  Load
- V<sub>CM</sub> = 200 mV Beyond Rails
- 100-µA Supply Current (Per Channel)
- 1.4-MHz Gain Bandwidth Product
- Maximum V<sub>OS</sub> = 4 mV
- Temperature Range: -40°C to +125°C
- Create a Custom Design Using the LMV61x With the WEBENCH<sup>®</sup> Power Designer

## 2 Applications

- Consumer Communication
- Consumer Computing
- PDAs
- Audio Pre-Amplifiers
- Portable or Battery-Powered Electronic Equipment
- Supply Current Monitoring
- Battery Monitoring



## 3 Description

The LMV61x devices are single, dual, and quad lowvoltage, low-power operational amplifiers (op amps). They are designed specifically for low-voltage, general-purpose applications. Other important product characteristics are, rail-to-rail input or output, low supply voltage of 1.8 V and wide temperature range. The LMV61x input common mode extends 200 mV beyond the supplies and the output can swing rail-to-rail unloaded and within 30 mV with 2-k $\Omega$ load at 1.8-V supply. The LMV61x achieves a gain bandwidth of 1.4 MHz while drawing 100-µA (typical) quiescent current.

The industrial-plus temperature range of −40°C to 125°C allows the LMV61x to accommodate a broad range of extended environment applications.

The LMV611 is offered in the tiny 5-pin SC70 package, the LMV612 in space-saving 8-pin VSSOP and SOIC packages, and the LMV614 in 14-pin TSSOP and SOIC packages. These small package amplifiers offer an ideal solution for applications requiring minimum PCB footprint. Applications with area constrained PCB requirements include portable and battery-operated electronics.

Device information."				
PART NUMBER	PACKAGE	BODY SIZE (NOM)		
LMV611	SOT-23 (5)	2.92 mm × 1.60 mm		
	SC70 (5)	2.00 mm × 1.25 mm		
LMV612	VSSOP (8)	3.00 mm × 3.00 mm		
	SOIC (8)	4.90 mm × 3.91 mm		
LMV614	TSSOP (14)	5.00 mm × 4.40 mm		
LIVIVO14	SOIC (14)	8.64 mm × 3.90 mm		

### Device Information<sup>(1)</sup>

(1) For all available packages, see the orderable addendum at the end of the data sheet.

2

## **Table of Contents**

1	Feat	ures 1
2	Арр	lications 1
3	Dese	cription 1
4	Revi	sion History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications5
	6.1	Absolute Maximum Ratings 5
	6.2	ESD Ratings 5
	6.3	Recommended Operating Conditions 5
	6.4	Thermal Information 5
	6.5	Electrical Characteristics – 1.8 V (DC) 6
	6.6	Electrical Characteristics – 1.8 V (AC)7
	6.7	Electrical Characteristics – 2.7 V (DC) 7
	6.8	Electrical Characteristics – 2.7 V (AC) 8
	6.9	Electrical Characteristics – 5 V (DC) 9
	6.10	
	6.11	Typical Characteristics 11
7	Deta	iled Description 16
	7.1	Overview 16
	7.2	Functional Block Diagram 16

	7.3	Feature Description	16
	7.4	Device Functional Modes	17
8	Арр	lication and Implementation	18
	8.1	Application Information	18
	8.2	Typical Applications	20
9	Pow	er Supply Recommendations	22
10	Lay	out	22
	10.1	Layout Guidelines	22
	10.2	Layout Example	22
11	Dev	ice and Documentation Support	23
	11.1	Device Support	23
	11.2	Documentation Support	
	11.3	Related Links	23
	11.4	Receiving Notification of Documentation Updates	24
	11.5	Community Resources	24
	11.6	Trademarks	25
	11.7		
	11.8	Glossary	25
12		hanical, Packaging, and Orderable	
	Info	rmation	25

## **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision C (July 2016) to Revision D		
•	Added links for WEBENCH	1	
•	Changed Slew Rate vs Supply title to reflect LMV611 and LMV614 only	13	
•	Added Slew Rate vs Supply Graph for LMV612 only	13	

#### Changes from Revision B (March 2013) to Revision C

_	Changed layout of National Semiconductor data sheet to TI format	
CI	Changes from Revision A (March 2012) to Revision B	Page
•	Changed values in the Thermal Information table to align with JEDEC standards	5
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, a Mechanical, Packaging, and Orderable Information section	nd


## www.ti.com

EXAS

#### Page




## 5 Pin Configuration and Functions



#### Pin Functions – LMV611

PIN		TYPE <sup>(1)</sup>	DESCRIPTION				
NO.	NAME	ITPE''	DESCRIPTION				
1	+IN	Ι	Noninverting input				
2	V <sup>-</sup>	Р	Negative supply input				
3	–IN	I	Inverting input				
4	OUTPUT	0	Output				
5	V+	Р	Positive supply input				

(1) I = Input, O = Output, and P = Power




#### Pin Functions – LMV612

	PIN		DESCRIPTION		
NO.	NAME	TYPE <sup>(1)</sup>	DESCRIPTION		
1	OUT A	0	Output A		
2	–IN A	I	Inverting input A		
3	+IN A	I	Noninverting input A		
4	V <sup>-</sup>	Р	Negative supply input		
5	+IN B	I	Noninverting input B		
6	–IN B	I	Inverting input B		
7	OUT B	0	Output B		
8	V <sup>+</sup>	Р	Positive supply input		

(1) I = Input, O = Output, and P = Power

Copyright © 2012–2017, Texas Instruments Incorporated





#### **Pin Functions – LMV614**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION	
NO.	NAME	ITPE"	DESCRIPTION	
1	OUT A	0	Output A	
2	IN A <sup>-</sup>	Ι	Inverting input A	
3	IN A <sup>+</sup>	Ι	Noninverting input A	
4	V+	Р	Positive supply input	
5	IN B <sup>+</sup>	I	Noninverting input B	
6	IN B <sup>−</sup>	I	Inverting input B	
7	OUT B	0	Output B	
8	OUT C	0	Output C	
9	IN C <sup>-</sup>	I	Inverting input C	
10	IN C <sup>+</sup>	I	Noninverting input C	
11	V-	Р	Negative supply input	
12	IN D <sup>+</sup>	I	Noninverting input D	
13	IN D <sup>−</sup>	I	Inverting input D	
14	OUT D	0	Output D	

(1) I = Input, O = Output, and P = Power

4 Submit Documentation Feedback

Copyright © 2012–2017, Texas Instruments Incorporated



### 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) $^{(1)(2)(3)}$ 

	MIN	MAX	UNIT
Differential input voltage	±Supply	±Supply voltage	
Supply voltage (V <sup>+</sup> -V <sup>-</sup> )		6	V
Voltage at input or output pin	V <sup>-</sup> - 0.3	V <sup>+</sup> + 0.3	V
Junction temperature, T <sub>JMAX</sub> <sup>(4)</sup>		150	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(3) Soldering specifications for all packages available at www.ti.com and Absolute Maximum Ratings for Soldering.

(4) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$ . All numbers apply for packages soldered directly onto a PCB.

#### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	discharge	Machine model (MM) <sup>(2)</sup>	±200	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) Machine model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Supply voltage	1.8	5.5	V
Temperature	-40	125	°C

#### 6.4 Thermal Information

			LMV611		LMV612		LMV614	
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT-23)	DCK (SC70)	D (SOIC)	DGK (VSSOP)	D (SOIC)	PW (TSSOP)	UNIT
		5 PINS	5 PINS	8 PINS	8 PINS	14 PINS	14 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	197.2	285.9	125.9	184.5	94.4	124.8	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	156.7	115.9	70.2	74.3	52.5	51.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	55.6	63.7	66.5	105.1	48.9	67.2	°C/W
ΨJT	Junction-to-top characterization parameter	41.4	4.5	19.8	13.1	14.3	6.6	°C/W
Ψјв	Junction-to-board characterization parameter	55	62.9	65.9	103.6	48.6	66.6	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	—	—	—	_	—	—	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Copyright © 2012-2017, Texas Instruments Incorporated

<sup>(2)</sup> If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

#### LMV611, LMV612, LMV614

SNOSC69D - APRIL 2012 - REVISED MARCH 2017

www.ti.com

STRUMENTS

EXAS

### 6.5 Electrical Characteristics – 1.8 V (DC)

All limits ensured for  $T_J = 25^{\circ}$ C, V<sup>+</sup> = 1.8 V, V<sup>-</sup> = 0 V, V<sub>CM</sub> = V<sup>+</sup>/ 2, V<sub>O</sub> = V<sup>+</sup>/ 2, and R<sub>L</sub> > 1 M $\Omega$  (unless otherwise noted).<sup>(1)</sup>

	PARAMETER	TEST CO	NDITIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
		LMV611 (single)			1	4	
V <sub>OS</sub>	Input offset voltage	LMV612 (dual) and LMV614 (quad)	ł		1	5.5	mV
TCV <sub>OS</sub>	Input offset voltage average drift				5.5		µV/°C
I <sub>B</sub>	Input bias current				15		nA
l <sub>os</sub>	Input offset current				13		nA
I <sub>S</sub>	Supply current (per channel)				103	185	μA
		LMV611, 0 V ≤ V <sub>CI</sub> 1.4 V ≤ V <sub>CM</sub> ≤ 1.8 V	M ≤ 0.6 V, V <sup>(4)</sup>	60	78		
CMRR	Common-mode rejection ratio	LMV612 and LMV6 0 V $\leq$ V <sub>CM</sub> $\leq$ 0.6 V, 1.4 V $\leq$ V <sub>CM</sub> $\leq$ 1.8 V		55	76		dB
		$-0.2 V \le V_{CM} \le 0 V,$ 1.8 V $\le V_{CM} \le 2 V$		50	72		
PSRR	Power supply rejection ratio	$1.8 \text{ V} \leq \text{V}^+ \leq 5 \text{ V}$			100		dB
			V <sup>-</sup> , T <sub>A</sub> = 25°C	V <sup>-</sup> - 0.2	-0.2		
		For CMRR range	$V^+$ , $T_A = 25^{\circ}C$		2.1	V <sup>+</sup> + 0.2	
CMVR	Input common-mode voltage	≥ 50 dB	T <sub>A</sub> = −40°C to 85°C	V <sup></sup>		V+	V
			T <sub>A</sub> = 125°C	V <sup>-</sup> + 0.2		V <sup>+</sup> - 0.2	
	Large signal voltage gain	$R_L = 600 \Omega \text{ to } 0.9 V_O = 0.2 V \text{ to } 1.6 V_O$		77	101		
•	LMV611 (single)	$      R_L = 2 \ k\Omega \ to \ 0.9 \ V \\      V_O = 0.2 \ V \ to \ 1.6 \ V $		80	105		٩D
A <sub>V</sub>	Large signal voltage gain LMV612 (dual) and	$R_L = 600 \Omega$ to 0.9 V V <sub>O</sub> = 0.2 V to 1.6 V		75	90		dB
	LMV612 (dual) and LMV614 (quad)	$R_L = 2 k\Omega$ to 0.9 V, V <sub>O</sub> = 0.2 V to 1.6 V, V <sub>CM</sub> = 0.5 V		78	100		
		${\sf R}_{\sf L}$ = 600 $\Omega$ to 0.9 $^{\circ}$	V	1.65	1.72		
	Output swing	$V_{IN} = \pm 100 \text{ mV}$			0.077	0.105	V
Vo		$R_L = 2 k\Omega$ to 0.9 V		1.75	1.77		v
		$V_{IN} = \pm 100 \text{ mV}$			0.024	0.035	
	Output short-circuit current <sup>(5)</sup>	Sourcing, $V_0 = 0 V$ , $V_{IN} = 100 \text{ mV}$			8		~ ^
I <sub>O</sub>		Sinking, $V_0 = 1.8 \text{ V}$ , $V_{ N } = -100 \text{ mV}$			9		mA

(1) Electrical characteristics values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T<sub>J</sub> = T<sub>A</sub>. No assurance of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T<sub>J</sub> > T<sub>A</sub>. See *Application and Implementation* for information of temperature derating of the device. *Absolute Maximum Ratings* indicated junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.

(2) All limits are specified by testing or statistical analysis.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and also depends on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

(4) For specified temperature ranges, see Input common mode voltage specifications.

(5) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of 45 mA over long term may adversely affect reliability.



### 6.6 Electrical Characteristics – 1.8 V (AC)

All limits ensured for  $T_J = 25^{\circ}C$ , V<sup>+</sup> = 1.8 V, V<sup>-</sup> = 0 V, V<sub>CM</sub> = V<sup>+</sup>/2, V<sub>O</sub> = V<sup>+</sup>/2, and R<sub>L</sub> > 1 M $\Omega$  (unless otherwise noted).<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN <sup>(2)</sup> TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
SR	Slew rate <sup>(4)</sup>		0.35		V/µs
GBW	Gain-bandwidth product		1.4		MHz
$\Phi_{m}$	Phase margin		67		0
G <sub>m</sub>	Gain margin		7		dB
e <sub>n</sub>	Input-referred voltage noise	$f = 10 \text{ kHz}, \text{ V}_{CM} = 0.5 \text{ V}$	60		nV/√Hz
i <sub>n</sub>	Input-referred current noise	f = 10 kHz	0.08		pA/√Hz
THD	Total harmonic distortion	$      f = 1 \text{ kHz},  \text{A}_{\text{V}} = +1, \\ \text{R}_{\text{L}} = 600  \Omega,  \text{V}_{\text{IN}} = 1  \text{V}_{\text{PP}} $	0.023%		
	Amp-to-amp isolation <sup>(5)</sup>		123		dB

(1) Electrical characteristics values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T<sub>J</sub> = T<sub>A</sub>. No assurance of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T<sub>J</sub> > T<sub>A</sub>. See *Application and Implementation* for information of temperature derating of the device. *Absolute Maximum Ratings* indicated junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.

(2) All limits are specified by testing or statistical analysis.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and also depends on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

(4) Connected as voltage follower with input step from V<sup>-</sup> to V<sup>+</sup>. Number specified is the slower of the positive and negative slew rates.

(5) Input-referred,  $R_L = 100 \text{ k}\Omega$  connected to V<sup>+</sup> / 2. Each amp excited in turn with 1 kHz to produce V<sub>O</sub> = 3 V<sub>PP</sub> (for supply voltages < 3 V, V<sub>O</sub> = V<sup>+</sup>).

### 6.7 Electrical Characteristics – 2.7 V (DC)

All limits ensured for  $T_J = 25^{\circ}C$ ,  $V^+ = 2.7 V$ ,  $V^- = 0 V$ ,  $V_{CM} = V^+/2$ ,  $V_O = V^+/2$ , and  $R_L > 1 M\Omega$  (unless otherwise noted).<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
		LMV611 (single)		1	4	
V <sub>OS</sub>	Input offset voltage	LMV612 (dual) and LMV614 (quad)		1	5.5	mV
TCV <sub>OS</sub>	Input offset voltage average drift			5.5		µV/°C
I <sub>B</sub>	Input bias current			15		nA
I <sub>OS</sub>	Input offset current			8		nA
I <sub>S</sub>	Supply current (per channel)			105	190	μA
		LMV611, 0 V $\leq$ V <sub>CM</sub> $\leq$ 1.5 V, 2.3 V $\leq$ V <sub>CM</sub> $\leq$ 2.7 V <sup>(4)</sup>	60	81		
CMRR	Common-mode rejection ratio		55	80		dB
		$-0.2 V \le V_{CM} \le 0 V,$ 2.7 V $\le V_{CM} \le 2.9 V$	50	74		
PSRR	Power supply rejection ratio	$\begin{array}{l} 1.8 \ V \leq V^{+} \leq 5 \ V, \\ V_{CM} = 0.5 \ V \end{array}$		100		dB

- (1) Electrical characteristics values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No assurance of parametric performance is indicated in the electrical tables under conditions of internal self-heating where  $T_J > T_A$ . See *Application and Implementation* for information of temperature derating of the device. *Absolute Maximum Ratings* indicated junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.
- (2) All limits are specified by testing or statistical analysis.
- (3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and also depends on the application and configuration. The typical values are not tested and are not ensured on shipped production material.
- (4) For specified temperature ranges, see input common mode voltage specifications.

Copyright © 2012–2017, Texas Instruments Incorporated

## Electrical Characteristics – 2.7 V (DC) (continued)

All limits ensured for  $T_J = 25^{\circ}C$ , V<sup>+</sup> = 2.7 V, V<sup>-</sup> = 0 V, V<sub>CM</sub> = V<sup>+</sup>/2, V<sub>O</sub> = V<sup>+</sup>/2, and R<sub>L</sub> > 1 M $\Omega$  (unless otherwise noted).<sup>(1)</sup>

	PARAMETER	TEST CO	ONDITIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
			$V^{-},T_{A} = 25^{\circ}C$	V <sup>-</sup> - 0.2	-0.2		
		For CMRR	$V^+, T_A = 25^{\circ}C$		3	V <sup>+</sup> + 0.2	
V <sub>CM</sub>	Input common-mode voltage	range ≥ 50 dB	T <sub>A</sub> = −40°C to 85°C	V-		V <sup>+</sup>	V
			T <sub>A</sub> = 125°C	V <sup>-</sup> + 0.2		$V^{+} - 0.2$	
	Large signal voltage gain	$R_L = 600 \Omega \text{ to } 1.3$ $V_O = 0.2 \text{ V to } 2.5$		87	104		
	LMV611 (single)	$R_L = 2 k\Omega$ to 1.35 $V_O = 0.2 V$ to 2.5		92	110		٩D
A <sub>V</sub>	Large signal voltage gain LMV612 (dual) and LMV614 (quad)	$R_L = 600 \Omega \text{ to } 1.3$ $V_O = 0.2 \text{ V to } 2.5$		78	90		dB
		$      R_L = 2 \ k\Omega \ \text{to} \ 1.35 \ \text{V}, \\       V_O = 0.2 \ \text{V} \ \text{to} \ 2.5 \ \text{V} $		81	100		
		$R_L = 600 \Omega$ to 1.3	35 V	2.55	2.62		
N/		$V_{IN} = \pm 100 \text{ mV}$			0.083	0.11	V
Vo	Output swing	$R_L = 2 k\Omega$ to 1.3	5 V	2.65	2.675		V
		$V_{IN} = \pm 100 \text{ mV}$			0.025	0.04	
	Output abort size it surreat <sup>(5)</sup>	Sourcing, $V_0 = 0$ $V_{IN} = 100 \text{ mV}$	Sourcing, $V_O = 0 V$ , $V_{IN} = 100 \text{ mV}$		30		
I <sub>O</sub>	Output short-circuit current <sup>(5)</sup>	Sinking, $V_0 = 0$ V V <sub>IN</sub> = -100 mV	V,		25		mA

(5) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of 45 mA over long term may adversely affect reliability.

#### 6.8 Electrical Characteristics – 2.7 V (AC)

All limits ensured for  $T_J = 25^{\circ}$ C, V<sup>+</sup> = 2.7 V, V<sup>-</sup> = 0 V, V<sub>CM</sub> = 1 V, V<sub>O</sub> = 1.35 V, and R<sub>L</sub> > 1 M $\Omega$  (unless otherwise noted).<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN <sup>(2)</sup> TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
SR	Slew rate <sup>(4)</sup>		0.4		V/µs
GBW	Gain-bandwidth product		1.4		MHz
$\Phi_{m}$	Phase margin		70		0
G <sub>m</sub>	Gain margin		7.5		dB
e <sub>n</sub>	Input-referred voltage noise	$f = 10 \text{ kHz}, \text{ V}_{\text{CM}} = 0.5 \text{ V}$	57		nV/√Hz
i <sub>n</sub>	Input-referred current noise	f = 10 kHz	0.08		pA/√Hz
THD	Total harmonic distortion	$ \begin{array}{l} f=1 \ kHz, \ A_V=+1, \\ R_L=600 \ \Omega, \ V_{IN}=1 \ V_{PP} \end{array} $	0.022%		
	Amp-to-amp isolation <sup>(5)</sup>		123		dB

(1) Electrical characteristics values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T<sub>J</sub> = T<sub>A</sub>. No assurance of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T<sub>J</sub> > T<sub>A</sub>. See *Application and Implementation* for information of temperature derating of the device. *Absolute Maximum Ratings* indicated junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.

(2) All limits are specified by testing or statistical analysis.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and also depends on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

(4) Connected as voltage follower with input step from V<sup>-</sup> to V<sup>+</sup>. Number specified is the slower of the positive and negative slew rates.
 (5) Input-referred, R<sub>L</sub> = 100 kΩ connected to V<sup>+</sup> / 2. Each amp excited in turn with 1 kHz to produce V<sub>O</sub> = 3 V<sub>PP</sub> (for supply voltages < 3 V, V<sub>O</sub> = V<sup>+</sup>).



### 6.9 Electrical Characteristics – 5 V (DC)

All limits ensured for  $T_J = 25^{\circ}C$ , V<sup>+</sup> = 5 V, V<sup>-</sup> = 0 V, V<sub>CM</sub> = V<sup>+</sup>/ 2, V<sub>O</sub> = V<sup>+</sup>/ 2, and R<sub>L</sub> > 1 M $\Omega$  (unless otherwise noted).<sup>(1)</sup>

	PARAMETER	TEST CO	NDITIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
		LMV611 (single)			1	4	
V <sub>OS</sub>	Input offset voltage	LMV612 (dual) and LMV614 (quad)	ł		1	5.5	mV
TCV <sub>OS</sub>	Input offset voltage average drift				5.5		μV/°C
I <sub>B</sub>	Input bias current				14	35	nA
l <sub>os</sub>	Input offset current				9		nA
I <sub>S</sub>	Supply current (per channel)				116	210	μA
CMRR	Common-mode rejection ratio	$\begin{array}{l} 0 \hspace{0.1cm} V \leq V_{CM} \leq 3.8 \hspace{0.1cm} V, \\ 4.6 \hspace{0.1cm} V \leq \hspace{0.1cm} V_{CM} \leq 5 \hspace{0.1cm} V \end{array}$	4)	60	86		dB
CIVIRR		$\begin{array}{l} -0.2 \ V \leq V_{CM} \leq 0 \ V \\ 5 \ V \leq V_{CM} \leq 5.2 \ V \end{array}$	/	50	78		uв
PSRR	Power supply rejection ratio	$1.8 V \le V^+ \le 5 V,$ $V_{CM} = 0.5 V$			100		dB
			V <sup></sup> , T <sub>A</sub> = 25°C	V <sup>-</sup> – 0.2	-0.2		
			V <sup>+</sup> , T <sub>A</sub> = 25°C		5.3	V <sup>+</sup> + 0.2	
CMVR	Input common-mode voltage	For CMRR range ≥ 50 dB	$T_A = -40^{\circ}C$ to 85°C	V-		V <sup>+</sup>	V
			T <sub>A</sub> = 125°C	V <sup>-</sup> + 0.3		V <sup>+</sup> - 0.3	
	Large signal voltage gain	$R_L = 600 \Omega$ to 2.5 V <sub>O</sub> = 0.2 V to 4.8 V		88	102		
٨	LMV611 (single)	$R_L = 2 k\Omega$ to 2.5 V V <sub>O</sub> = 0.2 V to 4.8 V		94	113		
A <sub>V</sub>	Large signal voltage gain	$R_L = 600 \Omega \text{ to } 2.5$ $V_O = 0.2 \text{ V to } 4.8 \text{ V}$		81	90		dB
	LMV612 (dual) and LMV614 (quad)	$R_L = 2 k\Omega$ to 2.5 V V <sub>O</sub> = 0.2 V to 4.8 V		85	100		
		$R_L$ = 600 $\Omega$ to 2.5	V	4.855	4.89		
		$V_{IN} = \pm 100 \text{ mV}$			0.12	0.16	V
Vo	Output swing	$R_L$ = 2 k $\Omega$ to 2.5 V		4.945	4.967		v
		$V_{IN} = \pm 100 \text{ mV}$			0.037	0.065	
	Output short-circuit current <sup>(5)</sup>	LMV611, Sourcing $V_{IN} = 100 \text{ mV}$	, V <sub>O</sub> = 0 V,		100		m ^
lo		Sinking, $V_0 = 5 V$ , $V_{IN} = -100 \text{ mV}$			65		mA

(1) Electrical characteristics values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T<sub>J</sub> = T<sub>A</sub>. No assurance of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T<sub>J</sub> > T<sub>A</sub>. See *Application and Implementation* for information of temperature derating of the device. *Absolute Maximum Ratings* indicated junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.

(2) All limits are specified by testing or statistical analysis.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and also depends on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

(4) For specified temperature ranges, see Input common mode voltage specifications.

(5) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of 45 mA over long term may adversely affect reliability. SNOSC69D - APRIL 2012 - REVISED MARCH 2017

www.ti.com

STRUMENTS

EXAS

## 6.10 Electrical Characteristics – 5 V (AC)

All limits ensured for  $T_J = 25^{\circ}C$ , V<sup>+</sup> = 5 V, V<sup>-</sup> = 0 V, V<sub>CM</sub> = V<sup>+</sup>/2, V<sub>O</sub> = 2.5 V, and R<sub>L</sub> > 1 M $\Omega$  (unless otherwise noted).<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN <sup>(2)</sup> TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
SR	Slew rate <sup>(4)</sup>		0.42		V/µs
GBW	Gain-bandwidth product		1.5		MHz
$\Phi_{m}$	Phase margin		71		0
G <sub>m</sub>	Gain margin		8		dB
e <sub>n</sub>	Input-referred voltage noise	f = 10 kHz, V <sub>CM</sub> = 1 V	50		nV/√ <del>Hz</del>
i <sub>n</sub>	Input-referred current noise	f = 10 kHz	0.08		pA/√Hz
THD	Total harmonic distortion	$f = 1 \text{ kHz}, A_V = +1, R_L = 600 \Omega, V_O = 1 V_{PP}$	0.022%		
	Amp-to-amp isolation <sup>(5)</sup>		123		dB

(1) Electrical characteristics values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T<sub>J</sub> = T<sub>A</sub>. No assurance of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T<sub>J</sub> > T<sub>A</sub>. See *Application and Implementation* for information of temperature derating of the device. *Absolute Maximum Ratings* indicated junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.

(2) All limits are specified by testing or statistical analysis.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and also depends on the application and configuration. The typical values are not tested and are not ensured on shipped production material.


(4) Connected as voltage follower with input step from V<sup>-</sup> to V<sup>+</sup>. Number specified is the slower of the positive and negative slew rates.

(5) Input-referred,  $R_L = 100 \text{ k}\Omega$  connected to V<sup>+</sup>/2. Each amp excited in turn with 1 kHz to produce V<sub>O</sub> = 3 V<sub>PP</sub> (for supply voltages < 3 V, V<sub>O</sub> = V<sup>+</sup>).



### 6.11 Typical Characteristics

 $V_S = 5 \text{ V}$ , single supply,  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)



### LMV611, LMV612, LMV614


SNOSC69D - APRIL 2012 - REVISED MARCH 2017



www.ti.com

### **Typical Characteristics (continued)**


 $V_S = 5 V$ , single supply,  $T_A = 25^{\circ}C$  (unless otherwise noted)





### **Typical Characteristics (continued)**

 $V_{S} = 5 \text{ V}$ , single supply,  $T_{A} = 25^{\circ}\text{C}$  (unless otherwise noted)



### LMV611, LMV612, LMV614


SNOSC69D - APRIL 2012 - REVISED MARCH 2017



www.ti.com

### **Typical Characteristics (continued)**


 $V_S = 5 V$ , single supply,  $T_A = 25^{\circ}C$  (unless otherwise noted)





#### **Typical Characteristics (continued)**

 $V_{\rm S}$  = 5 V, single supply,  $T_{\rm A}$  = 25°C (unless otherwise noted)




16 Submit Documentation Feedback

## 7 Detailed Description

### 7.1 Overview

The LMV61x devices achieve a gain bandwidth of 1.4 MHz while drawing 100- $\mu$ A (typical) quiescent current. They also provide a rail-to-rail input with a maximum input offset voltage of 4 mV. Lastly, the LMV61x input common mode extends 200 mV beyond the supplies and the output can swing rail-to-rail unloaded and within 30 mV with 2-k $\Omega$  load at 1.8-V supply.

## 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

Copyright © 2012-2017, Texas Instruments Incorporated

### 7.3 Feature Description

#### 7.3.1 Input and Output Stage

The rail-to-rail input stage of this family provides more flexibility for the designer. The LMV61x use a complimentary PNP and NPN input stage in which the PNP stage senses common-mode voltage near V<sup>-</sup> and the NPN stage senses common-mode voltage near V<sup>+</sup>. The transition from the PNP stage to NPN stage occurs 1 V below V<sup>+</sup>. Because both input stages have their own offset voltage, the offset of the amplifier becomes a function of the input common-mode voltage and has a crossover point at 1 V below V<sup>+</sup>.

This  $V_{OS}$  crossover point can create problems for both DC- and AC-coupled signals if proper care is not taken. Large input signals that include the  $V_{OS}$  crossover point causes distortion in the output signal. One way to avoid such distortion is to keep the signal away from the crossover. For example, in a unity-gain buffer configuration and with  $V_S = 5 V$ , a 5-V peak-to-peak signal contains input-crossover distortion while a 3-V peak-to-peak signal centered at 1.5 V does not contain input-crossover distortion as it avoids the crossover point. Another way to avoid large signal distortion is to use a gain of -1 circuit which avoids any voltage excursions at the input terminals of the amplifier. In that circuit, the common-mode DC voltage can be set at a level away from the  $V_{OS}$  crossover point. For small signals, this transition in  $V_{OS}$  shows up as a  $V_{CM}$  dependent spurious signal in series with the input signal and can effectively degrade small signal parameters such as gain and common-mode rejection ratio. To resolve this problem, the small signal must be placed such that it avoids the  $V_{OS}$  crossover point. In addition to the rail-to-rail performance, the output stage can provide enough output current to drive  $600-\Omega$  loads. Because of the high current capability, take care to not exceed the 150°C maximum junction temperature specification.



#### 7.4 Device Functional Modes

#### 7.4.1 Input Bias Current Consideration

The LMV61x family has a complementary bipolar input stage. The typical input bias current (I<sub>B</sub>) is 15 nA. The input bias current can develop a significant offset voltage. This offset is primarily due to I<sub>B</sub> flowing through the negative feedback resistor, R<sub>F</sub>. For example, if I<sub>B</sub> is 50 nA and R<sub>F</sub> is 100 k $\Omega$ , then an offset voltage of 5 mV develops (V<sub>OS</sub> = I<sub>B</sub> × R<sub>F</sub>). Using a compensation resistor (R<sub>C</sub>), as shown in Figure 29, cancels this effect. But the input offset current (I<sub>OS</sub>) still contributes to an offset voltage in the same manner.




Figure 29. Canceling Offset Voltage Due to Input Bias Current



### 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The LMV61x devices bring performance, economy, and ease-of-use to low-voltage, low-power systems. They provide rail-to-rail input and rail-to-rail output swings into heavy loads.

#### 8.1.1 Half-Wave Rectifier With Rail-to-Ground Output Swing

Because the LMV61x input common-mode range includes both positive and negative supply rails and the output can also swing to either supply, achieving half-wave rectifier functions in either direction is an easy task. All that is needed are two external resistors; there is no need for diodes or matched resistors. The half wave rectifier can have either positive or negative going outputs, depending on the way the circuit is arranged.

In Figure 30 the circuit is referenced to ground, while in Figure 31 the circuit is biased to the positive supply. These configurations implement the half-wave rectifier because the LMV61x can not respond to one-half of the incoming waveform. It can not respond to one-half of the incoming because the amplifier can not swing the output beyond either rail. Therefore, the output disengages during this half cycle. During the other half cycle, however, the amplifier achieves a half wave that can have a peak equal to the total supply voltage.  $R_1$  must be large enough not to load the LMV61x.




Figure 30. Half-Wave Rectifier With Rail-to-Ground Output Swing Referenced to Ground



#### **Application Information (continued)**




Figure 31. Half-Wave Rectifier With Negative-Going Output Referenced to V<sub>CC</sub>

#### 8.1.2 Instrumentation Amplifier With Rail-to-Rail Input and Output

Some manufactures make rail-to-rail op amps out of op amps that are otherwise non-rail-to-rail by using a resistive divider on the inputs. The resistors divide the input voltage to get a rail-to-rail input range. The problem with this method is that it also divides the signal, so to get the obtained gain, the amplifier must have a higher closed-loop gain. This raises the noise and drift by the internal gain factor and lowers the input impedance. Any mismatch in these precision resistors reduces the CMRR, as well. The LMV61x is rail-to-rail and therefore doesn't have these disadvantages.

Using three of the LMV61x amplifiers, an instrumentation amplifier with rail-to-rail inputs and outputs can be made as shown in Figure 32.

In this example, amplifiers on the left side act as buffers to the differential stage. These buffers assure that the input impedance is very high and require no precision matched resistors in the input stage. They also assure that the difference amp is driven from a voltage source. This is necessary to maintain the CMRR set by the matching  $R_1$ - $R_2$  with  $R_3$ - $R_4$ . The gain is set by the ratio of  $R_2/R_1$  and  $R_3$  must equal  $R_1$  and  $R_4$  equal  $R_2$ . With both rail-to-rail input and output ranges, the input and output are only limited by the supply voltages. Remember that even with rail-to-rail outputs, the output can not swing past the supplies so the combined common-mode voltages plus the signal must not be greater that the supplies or limiting occurs.

### **Application Information (continued)**




Figure 32. Rail-to-Rail Instrumentation Amplifier

### 8.2 Typical Applications

#### 8.2.1 High-Side Current Sensing




Figure 33. High-Side, Current-Sensing Schematic

#### 8.2.1.1 Design Requirements

The high-side, current-sensing circuit (Figure 33) is commonly used in a battery charger to monitor charging current to prevent overcharging. A sense resistor  $R_{SENSE}$  is connected to the battery directly. This system requires an op amp with rail-to-rail input. The LMV61x are ideal for this application because its common-mode input range goes up to the rail.



#### **Typical Applications (continued)**

#### 8.2.1.1.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LMV61x devices with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

#### 8.2.1.2 Detailed Design Procedure

As seen in (Figure 33), the I<sub>CHARGE</sub> current flowing through sense resistor R<sub>SENSE</sub> develops a voltage drop equal to V<sub>SENSE</sub>. The voltage at the negative sense point is now less than the positive sense point by an amount proportional to the V<sub>SENSE</sub> voltage.

The low-bias currents of the LMV61x cause little voltage drop through R<sub>2</sub>, so the negative input of the LMV61x amplifier is at essentially the same potential as the negative sense input.

The LMV61x detects this voltage error between its inputs and servo the transistor base to conduct more current through Q1, increasing the voltage drop across R1 until the LMV61x inverting input matches the noninverting input. At this point, the voltage drop across R<sub>1</sub> now matches V<sub>SENSE</sub>.

I<sub>G</sub>, a current proportional to I<sub>CHARGE</sub>, flows according to Equation 1.

$$I_{G} = V_{RSENSE} / R_{1} = (R_{SENSE} \times I_{CHARGE}) / R_{1}$$

 $I_G$  also flows through the gain resistor  $R_3$  developing a voltage drop equal to Equation 2.

 $V_3 = I_G \times R_3 = (V_{RSENSE} / R_1) \times R_3 = ((R_{SENSE} \times I_{CHARGE}) / R_2) \times R_3$ 


 $V_{OUT} = (R_{SENSE} \times I_{CHARGE}) \times G$ 

where

$$G = R_3 / R_1$$
(3)

The other channel of the LMV61x may be used to buffer the voltage across R3 to drive the following stages.

#### 8.2.1.2.1 Application Curve





(1)

(2)

### 9 Power Supply Recommendations

For proper operation, the power supplies must be properly decoupled. For decoupling the supply lines, TI recommends that 10-nF capacitors be placed as close as possible to the op amp power supply pins. For single-supply, place a capacitor between V<sup>+</sup> and V<sup>-</sup> supply leads. For dual supplies, place one capacitor between V<sup>+</sup> and ground, and one capacitor between V<sup>-</sup> and ground.

### 10 Layout

#### 10.1 Layout Guidelines

To properly bypass the power supply, several locations on a printed-circuit board must be considered. A 6.8- $\mu$ F or greater tantalum capacitor must be placed at the point where the power supply for the amplifier is introduced onto the board. Another 0.1- $\mu$ F ceramic capacitor must be placed as close as possible to the power supply pin of the amplifier. If the amplifier is operated in a single power supply, only the V<sup>+</sup> pin must be bypassed with a 0.1- $\mu$ F capacitor. If the amplifier is operated in a dual power supply, both V<sup>+</sup> and V<sup>-</sup> pins must be bypassed.

It is good practice to use a ground plane on a printed-circuit board to provide all components with a low inductive ground connection.

TI recommends surface-mount components in 0805 size or smaller in the LMV611-N application circuits. Designers can take advantage of the VSSOP miniature sizes to condense board layout to save space and reduce stray capacitance.

#### **10.2 Layout Example**




Figure 35. SOT-23 Layout Example



## **11** Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 Development Support

For development support see the following:

- LMV611 SPICE Model
- LMV612 SPICE Model
- LMV614 SPICE Model
- SPICE-based analog simulation program, TINA-TI
- DIP adapter evaluation module, DIP Adapter EVM
- TI universal operational amplifier evaluation module, Op Amp EVM
- TI software, FilterPro

#### 11.1.1.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LMV61x devices with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

#### **11.2 Documentation Support**

#### 11.2.1 Related Documentation

For related documentation see the following:

- Absolute Maximum Ratings for Soldering
- AN-29 IC Op Amp Beats FETs on Input Current
- AN-31 Op Amp Circuit Collection
- AN-71 Micropower Circuits Using the LM4250 Programmable Op Amp
- AN-127 LM143 Monolithic High Voltage Operational Amplifier Applications

#### 11.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY								
LMV611	Click here	Click here	Click here	Click here	Click here								
LMV612	Click here	Click here	Click here	Click here	Click here								
LMV614	Click here	Click here	Click here	Click here	Click here								

#### Table 1. Related Links



#### **11.4 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.5 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.



#### 11.6 Trademarks

E2E is a trademark of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### **11.7 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMV611MF/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	AE9A	Samples
LMV611MFX/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	AE9A	Samples
LMV611MG/NOPB	ACTIVE	SC70	DCK	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	AVA	Samples
LMV611MGX/NOPB	ACTIVE	SC70	DCK	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	AVA	Samples
LMV612MA/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LMV6 12MA	Samples
LMV612MAX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LMV6 12MA	Samples
LMV612MM/NOPB	ACTIVE	VSSOP	DGK	8	1000	RoHS & Green	NIPDAUAG   SN	Level-1-260C-UNLIM	-40 to 125	AD9A	Samples
LMV612MMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	RoHS & Green	NIPDAUAG   SN	Level-1-260C-UNLIM	-40 to 125	AD9A	Samples
LMV614MA/NOPB	ACTIVE	SOIC	D	14	55	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LMV614MA	Samples
LMV614MAX/NOPB	ACTIVE	SOIC	D	14	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LMV614MA	Samples
LMV614MT/NOPB	ACTIVE	TSSOP	PW	14	94	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	LMV61 4MT	Samples
LMV614MTX/NOPB	ACTIVE	TSSOP	PW	14	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	LMV61 4MT	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.



10-Dec-2020

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	All dimensions are nominal											
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV611MF/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV611MFX/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV611MG/NOPB	SC70	DCK	5	1000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV611MGX/NOPB	SC70	DCK	5	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV612MAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMV612MM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV612MMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV614MAX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1
LMV614MTX/NOPB	TSSOP	PW	14	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1



## PACKAGE MATERIALS INFORMATION

3-Jun-2022



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV611MF/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LMV611MFX/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LMV611MG/NOPB	SC70	DCK	5	1000	208.0	191.0	35.0
LMV611MGX/NOPB	SC70	DCK	5	3000	208.0	191.0	35.0
LMV612MAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMV612MM/NOPB	VSSOP	DGK	8	1000	208.0	191.0	35.0
LMV612MMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LMV614MAX/NOPB	SOIC	D	14	2500	367.0	367.0	35.0
LMV614MTX/NOPB	TSSOP	PW	14	2500	367.0	367.0	35.0

## TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

## TUBE



## - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LMV612MA/NOPB	D	SOIC	8	95	495	8	4064	3.05
LMV614MA/NOPB	D	SOIC	14	55	495	8	4064	3.05
LMV614MT/NOPB	PW	TSSOP	14	94	530	10.2	3600	3.5
LMV614MT/NOPB	PW	TSSOP	14	94	495	8	2514.6	4.06

# **DGK0008A**



## **PACKAGE OUTLINE**

## VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



## DGK0008A

# **EXAMPLE BOARD LAYOUT**

## <sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



# DGK0008A

# **EXAMPLE STENCIL DESIGN**

# <sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



# **DBV0005A**



## **PACKAGE OUTLINE**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



## DBV0005A

# **EXAMPLE BOARD LAYOUT**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DBV0005A

# **EXAMPLE STENCIL DESIGN**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.




# **DCK0005A**



# **PACKAGE OUTLINE**

## SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.



## **DCK0005A**

# **EXAMPLE BOARD LAYOUT**

## SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DCK0005A

# **EXAMPLE STENCIL DESIGN**

## SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# D0008A



## **PACKAGE OUTLINE**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## D0008A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated