
- Wide Range of Supply Voltages Over Specified Temperature Range: T_A = -40°C to 85°C ... 2 V to 8 V
- Fully Characterized at 3 V and 5 V
- Single-Supply Operation
- Common-Mode Input Voltage Range Extends Below the Negative Rail and up to V_{DD} –1 V at T_A = 25°C
- Output Voltage Range Includes Negative Rail
- High Input Impedance . . . $10^{12} \Omega$ Typical
- ESD-Protection Circuitry
- Designed-In Latch-Up Immunity

description

The TLV232x operational amplifiers are in a family of devices that has been specifically designed for use in low-voltage single-supply applications. This amplifier is especially well suited to ultra-low-power systems that require devices to consume the absolute minimum of supply currents. Each amplifier is fully functional down to a minimum supply voltage of 2 V, is fully characterized, tested, and specified at both 3-V and 5-V power supplies. The common-mode input voltage range includes the negative rail and extends to within 1 V of the positive rail.

These amplifiers are specifically targeted for use in very low-power, portable, battery-driven applications with the maximum supply current per operational amplifier specified at only 27 μ A over its full temperature range of -40° C to 85°C.



AVAILABLE OPTIONS

	V may AT		PACKAGED	DEVICES		
ТА	V _{IO} max AT 25°C	SMALL OUTLINE [†] (D)	PLASTIC DIP (N)	PLASTIC DIP (P)	TSSOP‡ (PW)	CHIP FORM§ (Y)
-40°C to 85°C	9 mV	TLV2322ID	—	TLV2322IP	TLV2322IPWLE	TLV2322Y
-40 C 10 85°C	10 mV	TLV2324ID	TLV2324IN	_	TLV2324IPWLE	TLV2324Y

[†] The D package is available taped and reeled. Add R suffix to the device type (e.g., TLV2322IDR).

[‡] The PW package is only available left-end taped and reeled (e.g., TLV2322IPWLE).

§ Chip forms are tested at 25°C only.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

description (continued)


Low-voltage and low-power operation has been made possible by using the Texas Instruments silicon-gate LinCMOS technology. The LinCMOS process also features extremely high input impedance and ultra-low bias currents making these amplifiers ideal for interfacing to high-impedance sources such as sensor circuits or filter applications.

To facilitate the design of small portable equipment, the TLV232x is made available in a wide range of package options, including the small-outline and thin-shrink small-outline packages (TSSOP). The TSSOP package has significantly reduced dimensions compared to a standard surface-mount package. Its maximum height of only 1.1 mm makes it particularly attractive when space is critical.

The device inputs and outputs are designed to withstand –100-mA currents without sustaining latch-up. The TLV232x incorporates internal ESD-protection circuits that prevent functional failures at voltages up to 2000 V as tested under MIL-STD 883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD can result in the degradation of the device parametric performance.

TLV2322Y chip information


This chip, when properly assembled, displays characteristics similar to the TLV2322I. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.





TLV2324Y chip information


This chip, when properly assembled, display characteristics similar to the TLV2324. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.





SLOS187 - FEBRUARY 1997

equivalent schematic (each amplifier)



ACTUAL DEVI	CE COMPONEN	т соимт†						
COMPONENT	TLV2342	TLV2344						
Transistors	54	108						
Resistors	14	28						
Diodes	4	8						
Capacitors	Capacitors 2 4							

[†] Includes both amplifiers and all ESD, bias, and trim circuitry.



absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage, V_{DD} (see Note 1) Differential input voltage, V_{ID} (see Note 2) Input voltage range, V_I (any input)	\dots V_{DD} ±
Input current, I ₁	±5 mÅ
Output current, I _O	±30 mA
Duration of short-circuit current at (or below) $T_A = 25^{\circ}C$ (see Note 3)	unlimited
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	–40°C to 85°C
Storage temperature range	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.

2. Differential voltages are at the noninverting input with respect to the inverting input.

3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).

	DISSIPAT	ION RATING TABLE	
PACKAGE	$T_{A} \le 25^{\circ}C$	DERATING FACTOR	T _A = 85°C
FACKAGE	POWER RATING	ABOVE T _A = 25°C	POWER RATING
D-8	725 mW	5.8 mW/°C	377 mW
D–14	950 mW	7.6 mW/°C	494 mW
N	1575 mW	12.6 mW/°C	819 mW
Р	1000 mW	8.0 mW/°C	520 mW
PW–8	525 mW	4.2 mW/°C	273 mW
PW-14	700 mW	5.6 mW/°C	364 mW

DISSIPATION RATING TABLE

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V _{DD}				
	$V_{DD} = 3 V$	-0.2	1.8	
Common-mode input voltage, VIC	$V_{DD} = 5 V$	-0.2	3.8	v
Operating free-air temperature, T _A		-40	85	°C



SLOS187 – FEBRUARY 1997

TLV2322 electrical characteristics at specified free-air temperature

						TLV2	2322			
	PARAMETER	TEST CONDITIONS	т _A †	V	DD = 3 \	/	V	DD = 5 \	/	UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
VIO	Input offset voltage	$V_{O} = 1 V,$ $V_{IC} = 1 V,$	25°C		1.1	9		1.1	9	mV
10	input oncet voltage	$R_S = 50 \Omega$, $R_L = 1 M\Omega$	Full range			11			11	
ανιο	Average temperature coefficient of input offset voltage		25°C to 85°C		1			1.1		μV/°C
lio	Input offset current (see Note 4)	V _O = 1 V,	25°C		0.1			0.1		n۸
10	input onset current (see Note 4)	$V_{IC} = 1 V$	85°C		22	1000		24	1000	pА
IIB	Input bias current (see Note 4)	V _O = 1 V,	25°C		0.6			0.6		pА
.ID		V _{IC} = 1 V	85°C		175	2000		200	2000	
VICD	Common-mode input voltage range (see Note 5)		25°C	-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2		V
			Full range	-0.2 to 1.8			-0.2 to 3.8			v
		$V_{IC} = 1 V,$	25°C	1.75	1.9		3.2	3.8		
VOH	High-level output voltage	$V_{ID} = 100 \text{ mV},$ $I_{OH} = -1 \text{ mA}$	Full range	1.7			3			V
VOL	Low-level output voltage	$V_{IC} = 1 V,$ $V_{ID} = -100 \text{ mV},$	25°C		115	150		95	150	mV
VOL	Low-level output voltage	$I_{OL} = 1 \text{ mA}$	Full range			190			190	IIIV
A. (5)	Large-signal differential voltage	$V_{IC} = 1 V,$ $R_I = 1 M\Omega,$	25°C	50	400		50	520		V/mV
AVD	amplification	See Note 6	Full range	50			50			V/IIIV
CMRR	Common-mode rejection ratio	$V_0 = 1 V$, $V_0 = V_0 p min$	25°C	65	88		65	94		dB
		$V_{IC} = V_{ICR} min,$ R _S = 50 Ω F	Full range	60			60			uв
ksvr	Supply-voltage rejection ratio	$V_{IC} = 1 V,$ $V_{O} = 1 V,$	25°C	70	86		70	86		dB
"3VK	$(\Delta V_{DD}/\Delta V_{IO})$	$R_{S} = 50 \Omega$	Full range	65			65			
IDD	Supply current	$V_{O} = 1 V, V_{IC} = 1 V,$	25°C		12	34		20	34	μA
.00		No load	Full range			54			54	μ

[†] Full range is -40° C to 85° C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.

5. This range also applies to each input individually.

6. At V_{DD} = 5 V, $V_{O(PP)}$ = 0.25 V to 2 V; at V_{DD} = 3 V, V_{O} = 0.5 V to 1.5



SLOS187 - FEBRUARY 1997

TLV2322 operating characteristics at specified free-air temperature, V_{DD} = 3 V

	DADAMETER	TEATO		тд	Т			
	PARAMETER	TEST CO	TEST CONDITIONS		MIN	TYP	MAX	UNIT
SR	Slow rote of upity goin	$V_{IC} = 1 V,$ R _I = 1 MΩ,	V _{I(PP)} = 1 V, C _L = 20 pF,	25°C		0.02		V/µs
SK	Slew rate at unity gain	See Figure 35	ομ = 20 βι,	85°C		0.02		v/µs
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 36	R _S = 20 Ω,	25°C		68		nV/√Hz
Paul	Maximum output-swing bandwidth	V _O = V _{OH} ,	CL = 20 pF,	25°C		2.5		kHz
ВОМ	Maximum output-swing bandwidth	$R_L = 1 M\Omega$,	See Figure 35	85°C		2		КПД
D.	Unity-gain bandwidth	V _I = 10 mV,	CL = 20 pF,	25°C		27		kHz
B ₁	Onity-gain bandwidth	$R_L = 1 M\Omega$,	See Figure 37	85°C		21		КПД
		$V_{I} = 10 \text{ mV},$	f= B ₁ ,	−40°C		39°		
φm	Phase margin	C _L = 20 pF,	$R_L = 1 M\Omega$,	25°C		34°		
		See Figure 37		85°C		28°		

TLV2322 operating characteristics at specified free-air temperature, V_{DD} = 5 V

	PARAMETER	TEST CO	ONDITIONS	т.	Т	LV2322		UNIT
	FARAMETER	TEST CC	NDITIONS	та	MIN	TYP	MAX	UNIT
		V _{IC} = 1 V,		25°C		0.03		
SR	Slew rate at unity gain	$R_L = 1 MΩ,$ $C_L = 20 pF,$	V _{I(PP)} = 1 V	85°C		0.03		V/µs
	Siew rate at unity gain			25°C		0.03		v/µs
		See Figure 35	VI(PP) = 2.5 V	85°C		0.02		
v _n	Equivalent input noise voltage	f = 1 kHz, See Figure 36	R _S = 20 Ω,	25°C		68		nV/√Hz
Paul	Movimum output owing hondwidth	V _O = V _{OH} ,	C _L = 20 pF,	25°C		5		kHz
BOM	Maximum output-swing bandwidth	$R_L = 1 M\Omega$,	See Figure 35	85°C 4			КПД	
D.		V _I = 10 mV,	CL = 20 pF,	25°C		85		kHz
B ₁	Unity-gain bandwidth	$R_L = 1 M\Omega$,	See Figure 37	85°C		55		КПД
		V _I = 10 mV,	f = B ₁ ,	-40°C		38°		
[¢] m	Phase margin	C _L = 20 pF,	$R_L = 1 M\Omega$,	25°C		34°		
		See Figure 37		85°C		28°		



SLOS187 – FEBRUARY 1997

TLV2324I electrical characteristics at specified free-air temperature

						TLV2	3241				
	PARAMETER	TEST CONDITIONS	T _A †	V	DD = 3 \	/	V	DD = 5 \	/	UNIT	
				MIN	TYP	MAX	MIN	TYP	MAX		
VIO	Input offset voltage	$V_{O} = 1 V,$ $V_{IC} = 1 V,$	25°C		1.1	10		1.1	10	mV	
™IO	input onset voltage	$R_S = 50 \Omega$, $R_L = 1 MΩ$,	Full range			12			12	IIIV	
αΛΙΟ	Average temperature coefficient of input offset voltage		25°C to 85°C		1			1.1		μV/°C	
l. a	Input offect ourrent (and Note 4)	V _O = 1 V,	25°C		0.1			0.1		۳Å	
10	Input offset current (see Note 4)	$V_{IC} = 1 V$	85°C		22	1000		24	1000	pА	
IB	Input bias current (see Note 4)	V _O = 1 V,	25°C		0.6			0.6		рА	
IB		$V_{IC} = 1 V$	85°C	5°C 17		2000		200	2000		
\/	Common-mode input		25°C	-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2		V	
VICR voltage range (see Note 5)		Full range	-0.2 to 1.8			-0.2 to 3.8			V		
		V _{IC} = 1 V,	25°C	1.75	1.9		3.2	3.8			
VOH	High-level output voltage	V _{ID} = 100 mV, I _{OH} = -1 mA	Full range	1.7			3			V	
.,		$V_{IC} = 1 V,$	25°C		115	150		95	150		
VOL	Low-level output voltage	V _{ID} = -100 mV, I _{OL} = 1 mA	Full range			190			190	mV	
	Large-signal differential	$V_{IC} = 1 V,$	25°C	50	400		50	520			
AVD	voltage amplification	$R_L = 1 M\Omega$, See Note 6	Full range	50			50			V/mV	
CMRR	Common-mode rejection ratio	V _O = 1 V, V _{IC} = V _{ICR} min,	25°C	65	88		65	94		dB	
	Common-mode rejection ratio	$R_{S} = 50 \Omega$	Full range	60			60			uв	
ksvr	Supply-voltage rejection ratio	$V_{IC} = 1 V, V_{O} = 1 V,$	25°C	70	86		70	86		dB	
JVK	$(\Delta V_{DD}/\Delta V_{IO})$	R _S = 50 Ω Fu	Full range	65			65			-	
DD	Supply current	$V_{O} = 1 V, V_{IC} = 1 V,$	25°C		24	68	39	68	<u>β</u> μΑ		
.00		No load	Full range			108	108			μΑ	

[†]Full range is –40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.

5. This range also applies to each input individually.

6. At $V_{DD} = 5 \text{ V}$, $V_{O(PP)} = 0.25 \text{ V}$ to 2 V; at $V_{DD} = 3 \text{ V}$, $V_{O} = 0.5 \text{ V}$ to 1.5 V.



SLOS187 - FEBRUARY 1997

TLV2324I operating characteristics at specified free-air temperature, V_{DD} = 3 V

	DADAMETED	TERTO		ТА	Т		LINUT	
	PARAMETER	TEST C	TEST CONDITIONS		MIN	TYP	MAX	UNIT
SR	Slow rote at unity goin	$V_{IC} = 1 V,$ $R_{I} = 1 M\Omega,$	$V_{I(PP)} = 1 V,$	25°C		0.02)//uo
SK	Slew rate at unity gain	See Figure 35	$C_{L} = 20 \text{ pF},$	85°C		0.02		V/μs
V _n	Equivalent input noise voltage	f = 1 kHz, See Figure 36	R _S = 20 Ω,	25°C		68		nV√/Hz
Davi	Movimum output output honduidth	V _O = V _{OH} ,	C _L = 20 pF,	25°C		2.5		kHz
ВОМ	Maximum output-swing bandwidth	$R_L = 1 M\Omega$,	See Figure 35	85°C		2		КПИ
P.	Lipity goin handwidth	$V_{I} = 10 \text{ mV},$		25°C		27		kHz
В ₁	Unity-gain bandwidth	$R_{L} = 1 M\Omega$,	See Figure 37	85°C		21		KIIZ
		Vj = 10 mV,	f = B ₁ ,	-40°C		39°		
φm	Phase margin	$C_{L} = 20 \text{ pF},$	$R_L = 1 M\Omega$,	25°C		34°		
		See Figure 37		85°C		28°		

TLV2324I operating characteristics at specified free-air temperature, V_{DD} = 5 V

	PARAMETER	TEST CO	ONDITIONS	т.	т	LV2324I		UNIT
	PARAMETER	TEST CC	DNDITION5	ТА	MIN	TYP	MAX	UNIT
		V _{IC} = 1 V,		25°C		0.03		
SR	Slew rate at unity gain	$R_L = 1 MΩ,$ $C_L = 20 pF,$	VI(PP)= 1 V	85°C		0.03		V/µs
	Siew rate at unity gain			25°C		0.03		v/µs
		See Figure 35	VI(PP) = 2.5 V	85°C		0.02		
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 36	R _S = 20 Ω,	25°C		68		nV/√Hz
Davi	Movimum output owing handwidth	$V_{O} = V_{OH},$	C ₁ = 20 pF,	25°C		5		kHz
BOM	Maximum output-swing bandwidth	$R_L = 1 M\Omega$,	See Figure 35	85°C		4		КПД
	Unity-gain bandwidth	Vj = 10 mV,	C _L = 20 pF,	25°C		85		kHz
B ₁	Onity-gain bandwidth	$R_L = 1 M\Omega$,	See Figure 37	85°C		55		КПД
		V _I = 10 mV,	f = B ₁ ,	-40°C		38°		
[¢] m	Phase margin	C _L = 20 pF,	$R_L = 1 M\Omega$,	25°C		34°		
		See Figure 37		85°C		28°		



SLOS187 - FEBRUARY 1997

TLV2322Y electrical characteristics, $T_A = 25^{\circ}C$

						TLV2	322Y				
	PARAMETER	TEST	CONDITIONS	V	DD = 3 \	/	V	D = 5 V	1	UNIT	
				MIN	TYP	MAX	MIN	TYP	MAX		
VIO	Input offset voltage	V _O = 1 V, R _S = 50 Ω,	$V_{IC} = 1 V,$ R _L = 1 M Ω		1.1			1.1		mV	
IIO	Input offset current (see Note 4)	V _O = 1 V,	$V_{IC} = 1 V$		0.1			0.1		pА	
I _{IB}	Input bias current (see Note 4)	$V_{O} = 1 V,$	$V_{IC} = 1 V$		0.6			0.6		pА	
VICR	Common-mode input voltage range (see Note 5)				-0.3 to 2.3			-0.3 to 4.2		V	
VOH	High-level output voltage	$V_{IC} = 1 V,$ $I_{OH} = -1 mA$	V _{ID} = -100 mV,		1.9		3.8			V	
V _{OL}	Low-level output voltage	$V_{IC} = 1 V,$ $I_{OL} = 1 mA$	V _{ID} = 100 mV,		115			95		mV	
AVD	Large-signal differential voltage amplification	V _{IC} = 1 V, See Note 6	R _L = 1 ΜΩ,		400			520		V/mV	
CMRR	Common-mode rejection ratio	$V_{O} = 1 V,$ R _S = 50 Ω	$V_{IC} = V_{ICR} \min$,		88			94		dB	
k _{SVR}	Supply-voltage rejection ratio $(\Delta V_{DD} / \Delta V_{ID})$	$V_{O} = 1 V,$ R _S = 50 Ω	V _{IC} = 1 V,		86			86		dB	
IDD	Supply current	V _O = 1 V, No load	V _{IC} = 1 V,		12			20		μA	

NOTES: 4. The typical values of input bias current offset current below 5 pA are determined mathematically.

5. This range also applies to each input individually.

6. At $V_{DD} = 5 \text{ V}$, $V_O = 0.25 \text{ V}$ to 2 V; at $V_{DD} = 3 \text{ V}$, $V_O = 0.5 \text{ V}$ to 1.5 V.



	PARAMETER	TEST C	TEST CONDITIONS			/	V _{DD} = 5 V			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
VIO	Input offset voltage	$V_{O} = 1 V,$ R _S = 50 Ω ,	$V_{IC} = 1 V,$ $R_L = 1 M\Omega$		1.1			1.1		mV
Iю	Input offset current (see Note 4)	V _O = 1 V,	$V_{IC} = 1 V$		0.1			0.1		pА
I _{IB}	Input bias current (see Note 4)	V _O = 1 V,	$V_{IC} = 1 V$		0.6			0.6		pА
VICR	Common-mode input voltage range (see Note 5)				-0.3 to 2.3			-0.3 to 4.2		V
VOH	High-level output voltage	$V_{IC} = 1 V,$ $I_{OH} = -1 mA$	V _{ID} = 100 mV,		1.9			3.8		V
VOL	Low-level output voltage	$V_{IC} = 1 V,$ $I_{OL} = 1 mA$	V _{ID} = 100 mV,		115			95		mV
A _{VD}	Large-signal differential voltage amplification	V _{IC} = 1 V, See Note 6	R _L = 1 MΩ,		400			520		V/mV
CMRR	Common-mode rejection ratio	$V_{O} = 1 V,$ $R_{S} = 50 \Omega$	$V_{IC} = V_{ICR}min$,		88			94		dB
k SVR	Supply-voltage rejection ratio $(\Delta V_{DD}/\Delta V_{ID})$	$V_{O} = 1 V,$ $R_{S} = 50 \Omega$	$V_{IC} = 1 V,$		86			86		dB
IDD	Supply current	V _O = 1 V, No load	$V_{IC} = 1 V,$		24			39		μΑ

TLV2322Y electrical characteristics, $T_A = 25^{\circ}C$

NOTES: 4. The typical values of input bias current offset current below 5 pA are determined mathematically.

5. This range also applies to each input individually.

6. At $V_{DD} = 5 \text{ V}$, $V_O = 0.25 \text{ V}$ to 2 V; at $V_{DD} = 3 \text{ V}$, $V_O = 0.5 \text{ V}$ to 1.5 V.




SLOS187 - FEBRUARY 1997

TYPICAL CHARACTERISTICS


Table of Graphs

			FIGURE
VIO	Input offset voltage	Distribution	1 – 4
αΛΙΟ	Input offset voltage temperature coefficient	Distribution	5 - 8
I _{IB}	Input bias current	vs Free-air temperature	9
IIO	Input offset current	vs Free-air temperature	9
VIC	Common-mode input voltage	vs Supply voltage	10
VOH	High-level output voltage	vs High-level output current vs Supply voltage vs Free-air temperature	11 12 13
V _{OL}	Low-level output voltage	vs Common-mode input voltage vs Free-air temperature vs Differential input voltage vs Low-level output current	14 15, 16 17 18
AVD	Large-signal differential voltage amplification	vs Supply voltage vs Free-air temperature vs Frequency	19 20 21, 22
I _{DD}	Supply current	vs Supply voltage vs Free-air temperature	23 24, 25
SR	Slew rate	vs Supply voltage vs Free-air temperature	26 27
VO(PP)	Maximum peak-to-peak output voltage	vs Frequency	28
В ₁	Unity-gain bandwidth	vs Supply voltage vs Free-air temperature	29 30
[¢] m	Phase margin	vs Supply voltage vs Free-air temperature vs Load capacitance	31 32 33
	Phase shift	vs Frequency	21, 22
Vn	Equivalent input noise voltage	vs Frequency	34


















SLOS187 - FEBRUARY 1997










SLOS187 - FEBRUARY 1997










Figure 22

















SLOS187 - FEBRUARY 1997


PARAMETER MEASUREMENT INFORMATION


single-supply versus split-supply test circuits


Because the TLV232x is optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit gives the same result.















(a) SINGLE SUPPLY

Figure 36. Noise-Test Circuits







PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLV232x operational amplifier, attempts to measure the input bias current can result in erroneous readings. The bias current at normal ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 38). Leakages that would otherwise flow to the inputs are shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

Many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into a test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 38. Isolation Metal Around Device Inputs (P package)

low-level output voltage

To obtain low-level supply-voltage operation, some compromise is necessary in the input stage. This compromise results in the device low-level output voltage being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to the Typical Characteristics section of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure the temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture results in leakage and contact resistance that can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. These measurements should be performed at temperatures above freezing to minimize error.

full-power response

Full-power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is



PARAMETER MEASUREMENT INFORMATION

generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 35. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 39). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 39. Full-Power-Response Output Signal

test time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.

APPLICATION INFORMATION

single-supply operation

While the TLV232x performs well using dualpower supplies (also called balanced or split supplies), the design is optimized for singlesupply operation. This includes an input commonmode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 2 V, thus allowing operation with supply levels commonly available for TTL and HCMOS.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. This virtual ground can be generated using two large resistors, but a preferred technique is to use a




Figure 40. Inverting Amplifier With Voltage Reference

virtual-ground generator such as the TLE2426 (see Figure 40). The TLE2426 supplies an accurate voltage equal to $V_{DD}/2$, while consuming very little power and is suitable for supply voltages of greater than 4 V.




APPLICATION INFORMATION

single-supply operation (continued)

The TLV232x works well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- Power the linear devices from separate bypassed supply lines (see Figure 41); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, RC decoupling may be necessary in high-frequency applications.



(b) SEPARATE-BYPASSED SUPPLY RAILS (preferred)

Figure 41. Common Versus Separate Supply Rails

input characteristics

The TLV232x is specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. The lower the range limit includes the negative rail, while the upper range limit is specified at $V_{DD} - 1$ V at $T_A = 25^{\circ}$ C and at $V_{DD} - 1.2$ V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLV232x very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1 μ V/month, including the first month of operation.

Because of the extremely high input impedance and resulting low bias-current requirements, the TLV232x is well suited for low-level signal processing; however, leakage currents on printed-circuit boards and sockets can easily exceed bias-current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 38 in the Parameter Measurement Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 42).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.



SLOS187 - FEBRUARY 1997

APPLICATION INFORMATION

input characteristics (continued)




Figure 42. Guard-Ring Schemes

noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias-current requirements of the TLV232x result in a very low noise current. which is insignificant in most applications. This feature makes the device especially favorable over bipolar devices when using values of circuit impedance greater than 50 k Ω , since bipolar devices exhibit greater noise currents.

feedback

Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, caution is appropriate. Most oscillation problems result from driving capacitive loads and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 43). The value of this capacitor is optimized empirically.

electrostatic-discharge protection

TLV232x The incorporates an internal electrostatic-discharge (ESD)-protection circuit

Figure 43. Compensation for Input Capacitance

that prevents functional failures at voltages up to 2000 V as tested under MIL-PRF-38535, Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD can result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLV232x inputs and outputs are designed to withstand -100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal-protection diodes should not by design be forward biased. Applied input and output voltage should not exceed the supply voltage



APPLICATION INFORMATION

by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 μ F typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occurring increases with increasing temperature and supply voltages.

output characteristics

The output stage of the TLV232x is designed to sink and source relatively high amounts of current (see Typical Characteristics). If the output is subjected to a short-circuit condition, this high-current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

Although the TLV232x possesses excellent high-level output voltage and current capability, methods are available for boosting this capability, if needed. The simplest method involves the use of a pullup resistor (R_P) connected from the output to the positive supply rail (see Figure 44). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on resistance between approximately 60 Ω and 180 Ω depending on how hard the operational amplifier input is driven. With very low values of RP, a voltage offset from 0 V at the output occurs. Secondly, pullup resistor Rp acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.

All operating characteristics of the TLV232x are measured using a 20-pF load. The device drives




Figure 44. Resistive Pullup to Increase VOH




Figure 45. Test Circuit for Output Characteristics

higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies, thereby causing ringing, peaking, or even oscillation (see Figure 45 and Figure 46). In many cases, adding some compensation in the form of a series resistor in the feedback loop alleviates the problem.



SLOS187 - FEBRUARY 1997

APPLICATION INFORMATION

output characteristics (continued)




Figure 46. Effect of Capacitive Loads





PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
TLV2322IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	23221	Samples
TLV2322IP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	TLV2322IP	Samples
TLV2322IPWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY2322	Samples
TLV2324IDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLV2324I	Samples
TLV2324IN	ACTIVE	PDIP	Ν	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	TLV2324IN	Samples
TLV2324IPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY2324	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

24-May-2024

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

*All dimensions are nominal

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2322IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2322IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLV2324IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV2324IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

10-Jan-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV2322IDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV2322IPWR	TSSOP	PW	8	2000	356.0	356.0	35.0
TLV2324IDR	SOIC	D	14	2500	350.0	350.0	43.0
TLV2324IPWR	TSSOP	PW	14	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

10-Jan-2024

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TLV2322ID	D	SOIC	8	75	507	8	3940	4.32
TLV2322ID	D	SOIC	8	75	505.46	6.76	3810	4
TLV2322IP	Р	PDIP	8	50	506	13.97	11230	4.32
TLV2324ID	D	SOIC	14	50	505.46	6.76	3810	4
TLV2324IN	N	PDIP	14	25	506	13.97	11230	4.32

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated