## 8-Bit Addressable Latch 1-of-8 Decoder with LSTTL Inputs

## High–Performance Silicon–Gate CMOS

The MC74HCT259A is identical in pinout to the LS259. The device inputs are compatible with standard CMOS and LSTTL outputs.

The HCT259A has four modes of operation as shown in the mode selection table. In the addressable latch mode, the data on Data In is written into the addressed latch. The addressed latch follows the data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the Data or Address inputs. In the one-of-eight decoding or demultiplexing mode, the addressed output follows the state of Data In with all other outputs in the LOW state. In the Reset mode all outputs are LOW and unaffected by the address and data inputs. When operating the HCT259A as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode.


#### Features

- Outputs Directly Interface to CMOS, NMOS, and TTL
  Operating Voltage Ranges 4.5 and 5 and 5
- Low Input Current: 1 µA
- THIS DEVICE REPRESENTATION ON CHISING OF CHI High Noise Immunity Characteristic of CMOS Devices
- These are Pb-Free Devices



## **ON Semiconductor®**

http://onsemi.com



#### **PIN ASSIGNMENT**

| A0 [  | 1• | 16 | ] V <sub>CC</sub> |
|-------|----|----|-------------------|
| A1 [  | 2  | 15 | ] RESET           |
| A2 [  | 3  | 14 | ] ENABLE          |
| Q0 [  | 4  | 13 | ] data in         |
| Q1 [  | 5  | 12 | ] Q7              |
| Q2 [  | 6  | 11 | ] Q6              |
| Q3 [  | 7  | 10 | ] Q5              |
| GND [ | 8  | 9  | ] Q4              |
|       |    |    | •                 |

#### MODE SELECTION TABLE

| Enable | Reset | Mode                 |
|--------|-------|----------------------|
| L      | Н     | Addressable Latch    |
| Н      | Н     | Memory               |
| L      | L     | 8-Line Demultiplexer |
| Н      | L     | Reset                |

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.




Figure 1. Logic Diagram

#### MAXIMUM RATINGS

#### LATCH SELECTION TABLE

| Address Inputs |   | uts |  |
|----------------|---|-----|--|
| С              | в | Α   | Latch Addressed                              |
|                |   |     | Q0<br>Q1<br>Q2<br>Q3<br>Q4<br>Q5<br>Q6<br>Q7 |

| Symbol               | Parameter  | Value                         | Unit |
|----------------------|--|-------------------------------|------|
| V <sub>CC</sub>      | DC Supply Voltage (Referenced to GND)  | -0.5 to +7.0                  | V    |
| V <sub>in</sub>      | DC Input Voltage (Referenced to GND)   | -0.5 to V <sub>CC</sub> + 0.5 | V    |
| V <sub>out</sub>     | DC Output Voltage (Referenced to GND)  | –0.5 to V <sub>CC</sub> + 0.5 | V    |
| l <sub>in</sub>      | DC Input Current, per Pin  | ±20                           | mA   |
| I <sub>out</sub>     | DC Output Current, per Pin   | ±25                           | mA   |
| I <sub>CC</sub>      | DC Supply Current, V <sub>CC</sub> and GND Pins                              | ±50                           | mA   |
| P <sub>D</sub>       | Power Dissipation in Still Air, SOIC Package TSSOP Package                   | 500<br>450                    | mW   |
| T <sub>stg</sub>     | Storage Temperature  | -65 to + 150                  | °C   |
| V <sub>ESD</sub>     | ESD Withstand Voltage<br>Human Body Model (Note 1)<br>Machine Model (Note 2) | >2000<br>>200                 | WF   |
| I <sub>Latchup</sub> | Latchup Performance Above V <sub>DD</sub> and Below GND at 125°C (Note 3)    | ±100                          | mA   |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>in</sub> and Vout should be constrained to the range GND  $\leq$  (V<sub>in</sub> or V<sub>out</sub>)  $\leq$  V<sub>CC</sub>. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- Tested to EIA / JESD22-A114-A. 1. Tested to EIA / JESD22-A115-A.
- 2.
- 3. Tested to EIA / JESD78.

#### **RECOMMENDED OPERATING CONDITIONS**

| Symbol                             | Parameter  |     | Max             | Unit |
|------------------------------------|--|-----|-----------------|------|
| V <sub>CC</sub>                    | DC Supply Voltage (Referenced to GND)                | 4.5 | 5.5             | V    |
| V <sub>in</sub> , V <sub>out</sub> | DC Input Voltage, Output Voltage (Referenced to GND) | 0   | V <sub>CC</sub> | V    |
| T <sub>A</sub>                     | Operating Temperature, All Package Types             | -55 | +125            | °C   |
| t <sub>r</sub> , t <sub>f</sub>    | Input Rise and Fall Time (Figure 2)                  | 0   | 500             | ns   |

|                 |   |   |                      | Gu                    | aranteed Li   | mit        |      |
|-----------------|---|---|----------------------|-----------------------|---------------|------------|------|
| Symbol          | Parameter   | Test Conditions   | V <sub>CC</sub><br>V | - 55 to<br>25°C       | ≤ <b>85°C</b> | ≤ 125°C    | Unit |
| V <sub>IH</sub> | Minimum High-Level Input<br>Voltage               | $ \begin{aligned} V_{out} &= 0.1 \text{ V or } V_{CC} - 0.1 \text{ V} \\  I_{out}  &\leq 20 \ \mu A \end{aligned} $ | 4.5<br>5.5           | 2.0<br>2.0            | 2.0<br>2.0    | 2.0<br>2.0 | V    |
| V <sub>IL</sub> | Maximum Low-Level Input<br>Voltage                | $ \begin{aligned} V_{out} &= 0.1 \text{ V or } V_{CC} - 0.1 \text{ V} \\  I_{out}  &\leq 20 \ \mu A \end{aligned} $ | 4.5<br>5.5           | 0.8<br>0.8            | 0.8<br>0.8    | 0.8<br>0.8 | V    |
| V <sub>OH</sub> | Minimum High-Level Output<br>Voltage              | $ \begin{aligned} V_{in} &= V_{IH} \text{ or } V_{IL} \\  I_{out}  &\leq 20 \ \mu A \end{aligned} $                 | 4.5<br>5.5           | 4.4<br>5.4            | 4.4<br>5.4    | 4.4<br>5.4 | V    |
|                 |   | $V_{in} = V_{IH} \text{ or } V_{IL}   I_{out}  \le 5.2 \text{ mA}$  | 4.5                  | 3.98                  | 3.84          | 3.70       |      |
| V <sub>OL</sub> | Maximum Low-Level Output<br>Voltage               |   | 4.5<br>5.5           | 0.1<br>0.1            | 0.1<br>0.1    | 0.1<br>0.1 | V    |
|                 |   | $V_{in} = V_{IH} \text{ or } V_{IL}   I_{out}  \le 5.2 \text{ mA}$  | 4.5                  | 0.26                  | 0.33          | 0.40       |      |
| I <sub>in</sub> | Maximum Input Leakage<br>Current                  | V <sub>in</sub> = V <sub>CC</sub> or GND  | 5.5                  | ±0,1                  | ± 1.0         | ± 1.0      | μA   |
| I <sub>CC</sub> | Maximum Quiescent Supply<br>Current (per Package) | $V_{in} = V_{CC} \text{ or } GND$<br>$I_{out} = 0 \ \mu A$  | 5.5                  | 4                     | 40            | 160        | μA   |
| $\Delta I_{CC}$ | Additional Quiescent Supply<br>Current            | $V_{in}$ = 2.4V, Any One Input<br>$V_{in}$ = V <sub>CC</sub> or GND, Other Inputs<br>$I_{out}$ = 0µA                | 5.5                  | ≥ <b>-55°C</b><br>2.9 | 25 to         |            | mA   |

#### DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

|     |                       | I <sub>out</sub> = 0μA |                 | 5.5 2.9 |       |
|-----|-----------------------|------------------------|-----------------|---------|-------|
| -11 | AIS DEVICE PLE<br>REP | OT RECON               | NIMENT<br>TACTO | DED ons | MATIO |
|     |                       |                        |                 |         |       |

#### AC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 4.5 to 5.5 V, C<sub>L</sub> = 50 pF, Input $t_r = t_f = 6$ ns)

|  |  |                | aranteed Li   | mit     |      |
|--|--|----------------|---------------|---------|------|
| Symbol                                 | Parameter  | –55 to<br>25°C | ≤ <b>85°C</b> | ≤ 125°C | Unit |
| t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | Maximum Propagation Delay, Data to Output<br>(Figures 2 and 7)           | 32             | 32            | 42      | ns   |
| t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | Maximum Propagation Delay, Address Select to Output<br>(Figures 3 and 7) | 32             | 40            | 45      | ns   |
| t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | Maximum Propagation Delay, Enable to Output<br>(Figures 4 and 7)         | 32             | 40            | 45      | ns   |
| t <sub>PHL</sub>                       | Maximum Propagation Delay, Reset to Output<br>(Figures 5 and 7)          | 22             | 26            | 32      | ns   |
| t <sub>TLH</sub> ,<br>t <sub>THL</sub> | Maximum Output Transition Time, Any Output<br>(Figures 2 and 7)          | 15             | 19            | 22      | ns   |
| C <sub>in</sub>                        | Maximum Input Capacitance  | 10             | 10            | 10      | pF   |

|                 |  |  | Typical @ 25°C, V <sub>CC</sub> = 5.0 V |    |  |
|-----------------|--|--|---|----|--|
| C <sub>PD</sub> | Power Dissipation Capacitance (Per Package)  |  | 30                                      | pF |  |
|                 | QUIREMENTS ( $V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$ . Input $t_r = t_f = 6 \text{ ns}$ ) |  | RNE                                     |    |  |

S

## TIMING REQUIREMENTS (V<sub>CC</sub> = 4.5 to 5.5 V, Input $t_r = t_f = 6$ ns)

|   |                 |  | Gu             | aranteed Li | mit     |      |
|---|-----------------|--|----------------|-------------|---------|------|
|   | Symbol          | Parameter  | -55 to<br>25°C | ≤ 85°C      | ≤ 125°C | Unit |
|   | t <sub>su</sub> | Minimum Setup Time, Address or Data to Enable<br>(Figure 6)  | 015            | 19          | 22      | ns   |
|   | t <sub>h</sub>  | Minimum Hold Time, Enable to Address or Data<br>(Figure 6)   | 1              | 1           | 1       | ns   |
|   | t <sub>w</sub>  | Minimum Pulse Width, Reset or Enable<br>(Figure 4 or 5)  | 15             | 19          | 22      | ns   |
| F | 71              | AIS DEVICE IS IS ASE NTATION ALS DEVICE PLEASENTATION AND ALS ASE REPRESENTATION AND A REPRES |                |             |         |      |

#### SWITCHING WAVEFORMS





Figure 6.

Figure 7. Test Circuit




#### **ORDERING INFORMATION**

| Device           | Package              | Shipping <sup>†</sup> |
|------------------|----------------------|-----------------------|
| MC74HCT259ADG    | SOIC-16<br>(Pb-Free) | 48 Units / Rail       |
| MC74HCT259ADR2G  | SOIC-16<br>(Pb-Free) | 2500 Tape & Reel      |
| MC74HCT259ADTR2G | TSSOP-16*            | 2500 Tape & Reel      |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
\*This package is inherently Pb-Free.

# onsemi

SOIC-16 CASE 751B-05 ISSUE K



onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or others.


**DESCRIPTION:** 

SOIC-16

PAGE 1 OF 1

#### MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

# onsemí



\*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

 
 DOCUMENT NUMBER:
 98ASH70247A
 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 TSSOP-16
 PAGE 1 OF 1

 onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>