DATA SHEET

## CMOS MSI

## Quad R-S Latches

## MC14043B, MC14044B

The MC14043B and MC14044B quad R-S latches are constructed with MOS P-Channel and N -Channel enhancement mode devices in a single monolithic structure. Each latch has an independent Q output and set and reset inputs. The Q outputs are gated through three-state buffers having a common enable input. The outputs are enabled with a logical " 1 " or high on the enable input; a logical " 0 " or low disconnects the latch from the Q outputs, resulting in an open circuit at the Q outputs.

## Features

- Double Diode Input Protection
- Three-State Outputs with Common Enable
- Outputs Capable of Driving Two Low-power TTL Loads or One Low-Power Schottky TTL Load Over the Rated Temperature Range
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are $\mathrm{Pb}-$ Free and are RoHS Compliant

MAXIMUM RATINGS (Voltages Referenced to $\mathrm{V}_{\mathrm{SS}}$ )

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | DC Supply Voltage Range | -0.5 to +18.0 | V |
| $\mathrm{~V}_{\text {in }}, \mathrm{V}_{\text {out }}$ | Input or Output Voltage Range <br> (DC or Transient) | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{I}_{\text {in }}, \mathrm{I}_{\text {out }}$ | Input or Output Current <br> (DC or Transient) per Pin | $\pm 10$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation, per Package <br> (Note 1) | 500 | mW |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient Temperature Range | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature <br> (8-Second Soldering) | 260 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Packages: $-7.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ From $65^{\circ} \mathrm{C}$ To $125^{\circ} \mathrm{C}$

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, $\mathrm{V}_{\text {in }}$ and $\mathrm{V}_{\text {out }}$ should be constrained to the range $\mathrm{V}_{\mathrm{SS}} \leq\left(\mathrm{V}_{\text {in }}\right.$ or $\left.\mathrm{V}_{\text {out }}\right) \leq \mathrm{V}_{\mathrm{DD}}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either $V_{S S}$ or $V_{D D}$ ). Unused outputs must be left open.

## MARKING DIAGRAM


xx = Specific Device Code
A = Assembly Location
WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week
$\mathrm{G} \quad=\mathrm{Pb}$-Free Indicator

## ORDERING INFORMATION

See detailed ordering and shipping information on page 5 of this data sheet.

## MC14043B, MC14044B

PIN ASSIGNMENT

|  | MC14043B |
| :---: | :---: |
| Q3 1- | 16 |
| Q0 2 | 15 |
| R0-3 | 14 |
| SO 4 | 13 |
| E [ 5 | 12 |
| S1 6 | 11 |
| R1 07 | 10 |
| $\mathrm{V}_{\text {SS }}[8$ | 9 |


|  | MC14044B |  |
| :---: | :---: | :---: |
| Q3 1 • | 16 | $V_{D D}$ |
| NC [ 2 | 15 | $\square \overline{53}$ |
| SO 3 | 14 | 万 $\overline{3}$ |
| ROC 4 | 13 | Q0 |
| E [5 | 12 | ¢2 |
| R1 ${ }^{\text {c }} 6$ | 11 | S2 |
| ST $\mathrm{C}_{7}$ | 10 | ] Q2 |
| VSS 8 | 9 | Q1 |

NC = NO CONNECTION
Figure 1.


Figure 2.

ELECTRICAL CHARACTERISTICS (Voltages Referenced to $\mathrm{V}_{\mathrm{SS}}$ )

| Characteristic | Symbol | $\mathrm{V}_{\mathrm{DD}}$ Vdc | $-55^{\circ} \mathrm{C}$ |  | $25^{\circ} \mathrm{C}$ |  |  | $125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Typ (Note 2) | Max | Min | Max |  |
| Output Voltage $V_{i n}=V_{D D} \text { or } 0$ | $\mathrm{V}_{\text {OL }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & \hline 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ |  | $\begin{aligned} & \hline 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | - | $\begin{aligned} & \hline 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | Vdc |
| "1" Level $V_{\text {in }}=0 \text { or } V_{D D}$ | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | $\begin{aligned} & - \\ & \text { - } \end{aligned}$ | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | - | Vdc |
|   <br> Input Voltage "0" Level <br> $\left(V_{\mathrm{O}}=4.5\right.$ or 0.5 Vdc$)$  <br> $\left(\mathrm{V}_{\mathrm{O}}=9.0\right.$ or 1.0 Vdc$)$  <br> $\left(\mathrm{V}_{\mathrm{O}}=13.5\right.$ or 1.5 Vdc$)$  | $\mathrm{V}_{\text {IL }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | - | $\begin{aligned} & 2.25 \\ & 4.50 \\ & 6.75 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | Vdc |
| $\begin{aligned} & \left(\mathrm{V}_{\mathrm{O}}=0.5 \text { or } 4.5 \mathrm{Vdc}\right) \quad \text { " } 1 " \text { Level } \\ & \left(\mathrm{V}_{\mathrm{O}}=1.0 \text { or } 9.0 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{O}}=1.5 \text { or } 13.5 \mathrm{Vdc}\right) \end{aligned}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} 3.5 \\ 7.0 \\ 11 \end{gathered}$ | - | $\begin{gathered} 3.5 \\ 7.0 \\ 11 \end{gathered}$ | $\begin{aligned} & 2.75 \\ & 5.50 \\ & 8.25 \end{aligned}$ | - | $\begin{gathered} 3.5 \\ 7.0 \\ 11 \end{gathered}$ | - | Vdc |
| $\begin{array}{\|cll} \hline \text { Output Drive Current } & \\ \left(\mathrm{V}_{\mathrm{OH}}=2.5 \mathrm{Vdc}\right) & \text { Source } \\ \left(\mathrm{V}_{\mathrm{OH}}=4.6 \mathrm{Vdc}\right) & \\ \left(\mathrm{VOH}_{\mathrm{OH}}=9.5 \mathrm{Vdc}\right) & \\ \left(\mathrm{V}_{\mathrm{OH}}=13.5 \mathrm{Vdc}\right) & \end{array}$ | IOH | $\begin{aligned} & 5.0 \\ & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} -3.0 \\ -0.64 \\ -1.6 \\ -4.2 \end{gathered}$ | - | $\begin{gathered} -2.4 \\ -0.51 \\ -1.3 \\ -3.4 \end{gathered}$ | $\begin{gathered} -4.2 \\ -0.88 \\ -2.25 \\ -8.8 \end{gathered}$ | - | $\begin{aligned} & -1.7 \\ & -0.36 \\ & -0.9 \\ & -2.4 \end{aligned}$ | - | mAdc |
| $\begin{aligned} & (\mathrm{V} \text { OL }=0.4 \mathrm{Vdc}) \quad \text { Sink } \\ & (\mathrm{V} \mathrm{OL}=0.5 \mathrm{Vdc}) \\ & \left(\mathrm{V}_{\mathrm{OL}}=1.5 \mathrm{Vdc}\right) \end{aligned}$ | ${ }^{\text {loL }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} 0.64 \\ 1.6 \\ 4.2 \end{gathered}$ | - | $\begin{gathered} 0.51 \\ 1.3 \\ 3.4 \end{gathered}$ | $\begin{gathered} 0.88 \\ 2.25 \\ 8.8 \end{gathered}$ | - | $\begin{gathered} 0.36 \\ 0.9 \\ 2.4 \end{gathered}$ | - | mAdc |
| Input Current | $1{ }_{\text {in }}$ | 15 | - | $\pm 0.1$ | - | $\pm 0.00001$ | $\pm 0.1$ | - | $\pm 1.0$ | $\mu \mathrm{Adc}$ |
| Input Capacitance $\left(V_{\text {in }}=0\right)$ | $\mathrm{C}_{\text {in }}$ | - | - | - | - | 5.0 | 7.5 | - | - | pF |
| Quiescent Current (Per Package) | $\mathrm{I}_{\mathrm{DD}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 1.0 \\ & 2.0 \\ & 4.0 \end{aligned}$ | - | $\begin{aligned} & \hline 0.002 \\ & 0.004 \\ & 0.006 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 2.0 \\ & 4.0 \end{aligned}$ | - | $\begin{gathered} \hline 30 \\ 60 \\ 120 \end{gathered}$ | $\mu \mathrm{Adc}$ |
| Total Supply Current (Notes 3 \& 4) (Dynamic plus Quiescent, Per Package) ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ on all outputs all buffers switching) | ${ }_{\text {IT }}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{T}}=(0.58 \mu \mathrm{~A} / \mathrm{kHz}) \mathrm{f}+\mathrm{I}_{\mathrm{DD}} \\ & \mathrm{I}_{\mathrm{T}}=(1.15 \mu \mathrm{~A} / \mathrm{kHz}) \mathrm{f}+\mathrm{I}_{\mathrm{DD}} \\ & \mathrm{I}_{\mathrm{T}}=(1.73 \mu \mathrm{~A} / \mathrm{kHz}) \mathrm{f}+\mathrm{I}_{\mathrm{DD}} \end{aligned}$ |  |  |  |  |  |  | $\mu \mathrm{Adc}$ |
| Three-State Output Leakage Current | $\mathrm{I}_{\text {TL }}$ | 15 | - | $\pm 0.1$ | - | $\pm 0.0001$ | $\pm 0.1$ | - | $\pm 3.0$ | $\mu \mathrm{Adc}$ |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
2. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
3. The formulas given are for the typical characteristics only at $25^{\circ} \mathrm{C}$.
4. To calculate total supply current at loads other than 50 pF :

$$
I_{T}\left(C_{L}\right)=I_{T}(50 \mathrm{pF})+\left(C_{L}-50\right) \text { Vfk }
$$

where: $\mathrm{I}_{\mathrm{T}}$ is in $\mu \mathrm{A}$ (per package), $\mathrm{C}_{\mathrm{L}}$ in $\mathrm{pF}, \mathrm{V}=\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}\right)$ in volts, f in kHz is input frequency, and $\mathrm{k}=0.004$.

SWITCHING CHARACTERISTICS (Note 5) ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| Characteristic | Symbol | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} \\ & \mathrm{Vdc} \end{aligned}$ | Min | Typ <br> (Note 6) | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Output Rise Time } \\ & \mathrm{t}_{\text {TLH }}=(1.35 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+32.5 \mathrm{~ns} \\ & \mathrm{t}_{\text {TLH }}=(0.60 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+20 \mathrm{~ns} \\ & \mathrm{t}_{\text {TLH }}=(0.40 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+20 \mathrm{~ns} \end{aligned}$ | ${ }_{\text {t }}^{\text {LLH }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{gathered} 100 \\ 50 \\ 40 \end{gathered}$ | $\begin{gathered} 200 \\ 100 \\ 80 \end{gathered}$ | ns |
| $\begin{aligned} & \text { Output Fall Time } \\ & \mathrm{t}_{\text {THL }}=(1.35 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+32.5 \mathrm{~ns} \\ & \mathrm{t}_{\mathrm{THL}}=(0.60 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+20 \mathrm{~ns} \\ & \mathrm{t}_{\mathrm{THL}}=(0.40 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+20 \mathrm{~ns} \end{aligned}$ | $\mathrm{t}_{\text {THL }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & 100 \\ & 50 \\ & 40 \\ & \hline \end{aligned}$ | $\begin{gathered} 200 \\ 100 \\ 80 \end{gathered}$ | ns |
| $\begin{aligned} & \hline \text { Propagation Delay Time } \\ & \text { tPLH }=(0.90 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+130 \mathrm{~ns} \\ & \mathrm{t}_{\text {PLH }}=(0.36 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+57 \mathrm{~ns} \\ & \mathrm{t}_{\text {PLH }}=(0.26 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+47 \mathrm{~ns} \end{aligned}$ | tpLH | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & 175 \\ & 75 \\ & 60 \\ & \hline \end{aligned}$ | $\begin{aligned} & 350 \\ & 175 \\ & 120 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\text {PHL }}=(0.90 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+130 \mathrm{~ns} \\ & \mathrm{t}_{\text {PHL }}=(0.90 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+57 \mathrm{~ns} \\ & \mathrm{t}_{\mathrm{PHL}}=(0.26 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+47 \mathrm{~ns} \end{aligned}$ | $t_{\text {PHL }}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & \hline 175 \\ & 75 \\ & 60 \end{aligned}$ | $\begin{aligned} & 350 \\ & 175 \\ & 120 \end{aligned}$ | ns |
| Set, Set Pulse Width | tw | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} 200 \\ 100 \\ 70 \end{gathered}$ | $\begin{aligned} & 80 \\ & 40 \\ & 30 \end{aligned}$ |  | ns |
| Reset, Reset Pulse Width | tw | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} 200 \\ 100 \\ 70 \end{gathered}$ | $\begin{aligned} & 80 \\ & 40 \\ & 30 \end{aligned}$ | $\begin{aligned} & - \\ & \text { - } \end{aligned}$ | ns |
| Three-State Enable/Disable Delay | $t_{\text {PLZ }}$, <br> tpHZ, <br> tPZL, <br> $t_{\text {PZH }}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 150 \\ & 80 \\ & 55 \end{aligned}$ | $\begin{aligned} & 300 \\ & 160 \\ & 110 \end{aligned}$ | ns |

5. The formulas given are for the typical characteristics only at $25^{\circ} \mathrm{C}$.
6. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

AC WAVEFORMS


Figure 3.

## MC14043B, MC14044B

## THREE-STATE ENABLE/DISABLE DELAYS

Set, Reset, Enable, and Switch Conditions for 3-State Tests

| Test | Enable | S1 | S2 | Q | MC14043B |  | MC14044B |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | S | R | $\bar{S}$ | R |
| tpzH | ノ | Open | Closed | A | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{S S}$ | $\mathrm{V}_{\mathrm{DD}}$ |
| tpzL | $\checkmark$ | Closed | Open | B | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\text {SS }}$ |
| tPHZ | $\checkmark$ | Open | Closed | A | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{S S}$ | $\mathrm{V}_{S S}$ | $\mathrm{V}_{\mathrm{DD}}$ |
| tpLz | 2 | Closed | Open | B | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{S S}$ |

Figure 4.


Figure 5.

ORDERING INFORMATION

| Device | Package | Shipping ${ }^{\dagger}$ |
| :--- | :--- | :---: |
| MC14043BDG | SOIC-16 <br> (Pb-Free) | 48 Units / Rail |
| NLV14043BDG* | SOIC-16 <br> (Pb-Free) | 48 Units / Rail |
| MC14043BDR2G | SOIC-16 <br> (Pb-Free) | 2500 Units / Tape \& Reel |
| NLV14043BDR2G* | SOIC-16 <br> (Pb-Free) | 2500 Units / Tape \& Reel |


| MC14044BDG | SOIC-16 <br> (Pb-Free) | 48 Units / Rail |
| :--- | :--- | :---: |
| MC14044BDR2G | SOIC-16 <br> (Pb-Free) | 2500 Units / Tape \& Reel |
| NLV14044BDR2G* | SOIC-16 <br> (Pb-Free) | 2500 Units / Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

SOIC-16 9.90x3.90×1.50 1.27P
CASE 751B
ISSUE L
DATE 29 MAY 2024

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 mm PER SIDE.
5. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 mm TOTAL IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION.


| MILLIMETERS |  |  |  |
| :---: | :---: | :---: | :---: |
| DIM | MIN | NOM | MAX |
| A | 1.35 | 1.55 | 1.75 |
| A1 | 0.00 | 0.05 | 0.10 |
| A2 | 1.35 | 1.50 | 1.65 |
| b | 0.35 | 0.42 | 0.49 |
| c | 0.19 | 0.22 | 0.25 |
| D | 9.90 BSC |  |  |
| E | 6.00 BSC |  |  |
| E1 | 3.90 BSC |  |  |
| e | 1.27 BSC |  |  |
| h | 0.25 | --- | 0.50 |
| L | 0.40 | 0.83 | 1.25 |
| L1 | 1.05 REF |  |  |
| O | 0 | --- | $7 \cdot$ |
| TOLERANCE OF FORM AND POSITION |  |  |  |
| aaa | 0.10 |  |  |
| bbb | 0.20 |  |  |
| ccc | 0.10 |  |  |
| ddd | 0.25 |  |  |
| eee | 0.10 |  |  |



RECOMMENDED MOUNTING FOOTPRINT
*FOR ADDITIONAL INFORMATION ON OUR Pb-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE onsemi SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D

| DOCUMENT NUMBER: | 98ASB42566B |  | Document Repositon: rin red. |
| :---: | :---: | :---: | :---: |
| DESCRIPTION: | SOIC-16 9.90X3.90X1.50 1.27P |  | PAGE 1 OF 2 |

[^0] special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

## SOIC-16 9.90x3.90x1.50 1.27P CASE 751B ISSUE L

## GENERIC

MARKING DIAGRAM*

*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-\mathrm{Free}$ indicator, " G " or microdot " $\mathrm{=}$ ", may or may not be present. Some products may not follow the Generic Marking.

| STYLE 1: |  | STYLE 2: |  | STYLE 3: |  | STYLE 4: |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PIN 1. | COLLECTOR | PIN 1. | CATHODE | PIN 1. | COLLECTOR, DYE \#1 | PIN 1. | COLLECTOR, DYE \#1 |
| 2. | BASE | 2. | ANODE | 2. | BASE, \#1 | 2. | COLLECTOR, \#1 |
| 3. | Emitter | 3. | NO CONNECTION | 3. | EMITTER, \#1 | 3. | COLLECTOR, \#2 |
| 4. | NO CONNECTION | 4. | CATHODE | 4. | COLLECTOR, \#1 | 4. | COLLECTOR, \#2 |
| 5. | EMITTER | 5. | CATHODE | 5. | COLLECTOR, \#2 | 5. | COLLECTOR, \#3 |
| 6. | BASE | 6. | NO CONNECTION | 6. | BASE, \#2 | 6. | COLLECTOR, \#3 |
| 7. | COLLECTOR | 7. | ANODE | 7. | EMITTER, \#2 | 7. | COLLECTOR, \#4 |
| 8. | COLLECTOR | 8. | CATHODE | 8. | COLLECTOR, \#2 | 8. | COLLECTOR, \#4 |
| 9. | BASE | 9. | CATHODE | 9. | COLLECTOR, \#3 | 9. | BASE, \#4 |
| 10. | EMITTER | 10. | ANODE | 10. | BASE, \#3 | 10. | EMITTER, \#4 |
| 11. | NO CONNECTION | 11. | NO CONNECTION | 11. | EMITTER, \#3 | 11. | BASE, \#3 |
| 12. | EMITTER | 12. | CATHODE | 12. | COLLECTOR, \#3 | 12. | EMITTER, \#3 |
| 13. | BASE | 13. | CATHODE | 13. | COLLECTOR, \#4 | 13. | BASE, \#2 |
| 14. | COLLECTOR | 14. | NO CONNECTION | 14. | BASE, \#4 | 14. | EMITTER, \#2 |
| 15. | EMITTER | 15. | ANODE | 15. | EMITTER, \#4 | 15. | BASE, \#1 |
| 16. | COLLECTOR | 16. | CATHODE | 16. | COLLECTOR, \#4 | 16. | EMITTER, \#1 |
| STYLE 5: |  | STYLE 6: |  | STYLE 7: |  |  |  |
| PIN 1. | DRAIN, DYE \#1 | PIN 1. | CATHODE | PIN 1. | SOURCE N-CH |  |  |
| 2. | DRAIN, \#1 | 2. | CATHODE | 2. | COMMON DRAIN (OUTPUT) |  |  |
| 3. | DRAIN, \#2 | 3. | CATHODE | 3. | COMMON DRAIN (OUTPUT) |  |  |
| 4. | DRAIN, \#2 | 4. | CATHODE | 4. | GATE P-CH |  |  |
| 5. | DRAIN, \#3 | 5. | CATHODE | 5. | COMMON DRAIN (OUTPUT) |  |  |
| 6. | DRAIN, \#3 | 6. | CATHODE | 6. | COMMON DRAIN (OUTPUT) |  |  |
| 7. | DRAIN, \#4 | 7. | CATHODE | 7. | COMMON DRAIN (OUTPUT) |  |  |
| 8. | DRAIN, \#4 | 8. | CATHODE | 8. | SOURCE P-CH |  |  |
| 9. | GATE, \#4 | 9. | ANODE | 9. | SOURCE P-CH |  |  |
| 10. | SOURCE, \#4 | 10. | ANODE | 10. | COMMON DRAIN (OUTPUT) |  |  |
| 11. | GATE, \#3 | 11. | ANODE | 11. | COMMON DRAIN (OUTPUT) |  |  |
| 12. | SOURCE, \#3 | 12. | ANODE | 12. | COMMON DRAIN (OUTPUT) |  |  |
| 13. | GATE, \#2 | 13. | ANODE | 13. | GATE N-CH |  |  |
| 14. | SOURCE, \#2 | 14. | ANODE | 14. | COMMON DRAIN (OUTPUT) |  |  |
| 15. | GATE, \#1 | 15. | ANODE | 15. | COMMON DRAIN (OUTPUT) |  |  |
| 16. | SOURCE, \#1 | 16. | ANODE | 16. | SOURCE N-CH |  |  |


| DOCUMENT NUMBER: | 98ASB42566B | Electronic Versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | SOIC-16 9.90X3.90X1.501.27P | PAGE 2 OF 2 |

[^1]onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner

## ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales


[^0]:    onsemi and OnSemi. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation

[^1]:    onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

