

1-of-8 Decoder/Demultiplexer MC74AC138, MC74ACT138

The MC74AC138/74ACT138 is a high-speed 1-of-8 decoder/demultiplexer. This device is ideally suited for high-speed bipolar memory chip select address decoding.

The multiple input enables allow parallel expansion to a 1–of–24 decoder using just three MC74AC138/74ACT138 devices or a 1–of–32 decoder using four MC74AC138/74ACT138 devices and one inverter.

- Demultiplexing Capability
- Multiple Input Enable for Easy Expansion
- Active LOW Mutually Exclusive Outputs
- Outputs Source/Sink 24 mA
- 'ACT138 Has TTL Compatible Inputs
- These are Pb-Free Devices




Figure 1. Pinout: 16-Lead Packages Conductors (Top View)




Figure 2. Logic Symbol


PIN ASSIGNMENT

PIN	FUNCTION
A ₀ -A ₂	Address Inputs
$\overline{E}_1 - \overline{E}_2$	Enable Inputs
E ₃	Enable Input
$\overline{O}_0 - \overline{O}_7$	Outputs

MARKING DIAGRAMS



SOIC-16 D SUFFIX CASE 751B





TSSOP-16 DT SUFFIX CASE 948F



XXX = Specific Device Code A = Assembly Location

WL, L = Wafer Lot Y = Year WW, W = Work Week G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.

FUNCTIONAL DESCRIPTION

The MC74AC138/74ACT138 high-speed 1-of-8 decoder/demultiplexer accepts three binary weighted inputs (A₀, A₁, A₂) and, when enabled, provides eight mutually exclusive active-LOW outputs (\overline{O}_0 - \overline{O}_7). The MC74AC138/74ACT138 features three Enable inputs, two active-LOW (\overline{E}_1 , \overline{E}_2) and one active-HIGH (E₃). All outputs will be HIGH unless \overline{E}_1 and \overline{E}_2 are LOW and E₃ is


HIGH. This multiple enabled function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four MC74AC138/74ACT138 devices and one inverter (See Figure 4). The MC74AC138/74ACT138 can be used as an 8-output demultiplexer by using one of the active LOW Enable inputs as the data input and the other Enable inputs as strobes. The Enable inputs which are not used must be permanently tied to their appropriate active–HIGH or active–LOW state.

TRUTH TABLE

		Inp	uts			Outputs							
E ₁	E ₂	E ₃	A ₀	A ₁	A ₂	\overline{O}_0	\overline{O}_1	\overline{O}_2	\overline{O}_3	\overline{O}_4	\overline{O}_5	\overline{O}_6	\overline{O}_7
Н	Χ	Χ	Χ	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	Н
Х	Н	Χ	X	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
Χ	Х	L	Χ	Х	Χ	Н	Н	Н	Н	Н	Н	Н	Н
١.	١.						l	١	١	١	١	٠	
L	L	Н	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
L	L	Н	Н	L	L	Н	L	Н	Н	Н	Н	Н	Н
L	L	Н	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н
L	L	Н	Н	Н	L	Н	Н	Н	L	Н	Н	Н	Н
L	L	Н	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н
L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н
L	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	L	Н
L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial



NOTE: This diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure 3. Logic Diagram




Figure 4. Expansion to 1-of-32 Decoding

MAXIMUM RATINGS

Parameter		Value	Unit
DC Supply Voltage		-0.5 to +6.5	V
DC Input Voltage		$-0.5 \leq V_I \leq V_{CC} + 0.5$	V
DC Output Voltage	(Note 1)	$-0.5 \le V_O \le V_{CC} + 0.5$	V
DC Input Diode Current		±20	mA
DC Output Diode Current		±50	mA
DC Output Sink/Source Current		±50	mA
DC Supply Current per Output Pin		±50	mA
DC Ground Current per Output Pin		±50	mA
Storage Temperature Range		-65 to +150	°C
Lead temperature, 1 mm from Case for 10 Seconds		260	°C
Junction temperature under Bias		+ 150	°C
Thermal Resistance (Note 2)	SOIC TSSOP	126 159	°C/W
Power Dissipation in Still Air at 25°C (Note 3)	SOIC TSSOP	995 787	mW
Moisture Sensitivity		Level 1	
Flammability Rating Oxygen Inc	dex: 30% - 35%	UL 94 V-0 @ 0.125 in	
		> 2000 > 1000	V
Latch-Up Performance Above V _{CC} and Below GND a	at 85°C (Note 6)	±100	mA
	DC Supply Voltage DC Input Voltage DC Output Voltage DC Input Diode Current DC Output Diode Current DC Output Sink/Source Current DC Supply Current per Output Pin DC Ground Current per Output Pin Storage Temperature Range Lead temperature, 1 mm from Case for 10 Seconds Junction temperature under Bias Thermal Resistance (Note 2) Power Dissipation in Still Air at 25°C (Note 3) Moisture Sensitivity Flammability Rating Oxygen Inc ESD Withstand Voltage Human Body Charged Device	DC Supply Voltage DC Input Voltage DC Output Voltage DC Output Diode Current DC Output Diode Current DC Output Sink/Source Current DC Supply Current per Output Pin DC Ground Current per Output Pin Storage Temperature Range Lead temperature, 1 mm from Case for 10 Seconds Junction temperature under Bias Thermal Resistance (Note 2) Power Dissipation in Still Air at 25°C (Note 3) SOIC TSSOP Moisture Sensitivity Flammability Rating Oxygen Index: 30% – 35% ESD Withstand Voltage Human Body Model (Note 4) Charged Device Model (Note 5)	DC Supply Voltage $-0.5 \text{ to} +6.5$ DC Input Voltage $-0.5 \leq V_{I} \leq V_{CC} + 0.5$ DC Output Voltage $(Note \ 1) \qquad -0.5 \leq V_{O} \leq V_{CC} + 0.5$ DC Input Diode Current ± 20 DC Output Diode Current ± 50 DC Output Sink/Source Current ± 50 DC Supply Current per Output Pin ± 50 DC Ground Current per Output Pin ± 50 Storage Temperature Range $-65 \text{ to} +150$ Lead temperature, 1 mm from Case for 10 Seconds 260 Junction temperature under Bias $+150$ Thermal Resistance (Note 2) $SOIC \\ TSSOP \\ 159$ Power Dissipation in Still Air at 25°C (Note 3) $SOIC \\ TSSOP \\ $

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. I_O absolute maximum rating must be observed.

- 2. The package thermal impedance is calculated in accordance with JESD51-7.
- 3. 500 mW at 65°C; derate to 300 mW by 10 mW/ from 65°C to 85°C.
- 4. Tested to EIA/JESD22-A114-A.
- 5. Tested to JESD22-C101-A.
- 6. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
.,	O and Mallana	'AC	2.0	5.0	6.0	.,
V _{CC}	Supply Voltage	'ACT	4.5	5.0	5.5	V
V _{IN} , V _{OUT}	DC Input Voltage, Output Voltage (Ref. to GND)		0	-	V _{CC}	V
Input Rise and Fall Time (Note 1)		V _{CC} @ 3.0 V	-	150	-	
	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V	-	40	-	ns/V
		V _{CC} @ 5.5 V	-	25	-	
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V	-	10	-	0 /
t _r , t _f	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V	-	8.0	-	ns/V
T _A	Operating Ambient Temperature Range	-40	25	85	°C	
I _{OH}	Output Current – High	-	_	-24	mA	
I _{OL}	Output Current – Low			_	24	mA

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

- V_{IN} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times.
 V_{IN} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

			74	AC	74AC			
Symbol	Parameter	V _{CC} (V)	T _A = +25°C		T _A = -40°C to +85°C	Unit	Conditions	
			Тур	Guaranteed Limits				
V _{IH}	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	٧	V _{OUT} = 0.1 V or V _{CC} – 0.1 V	
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
V _{OH}	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	٧	I _{OUT} = -50 μA	
		3.0 4.5 5.5	- - -	2.56 3.86 4.86	2.46 3.76 4.76	V	$*V_{IN} = V_{IL} \text{ or } V_{IH}$ -12 mA I_{OH} -24 mA -24 mA	
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	I _{OUT} = 50 μA	
		3.0 4.5 5.5	- - -	0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA	
I _{IN}	Maximum Input Leakage Current	5.5	-	±0.1	±1.0	μΑ	V _I = V _{CC} , GND	
I _{OLD}	†Minimum Dynamic	5.5	-	_	75	mA	V _{OLD} = 1.65 V Max	
I _{OHD}	Output Current	5.5	-	-	-75	mA	V _{OHD} = 3.85 V Min	
I _{CC}	Maximum Quiescent Supply Current	5.5	-	8.0	80	μА	V _{IN} = V _{CC} or GND	

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

NOTE: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC} .

AC CHARACTERISTICS

				74AC		74AC		
Symbol	Parame	′сс* (V)	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Unit
		1	Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay A_n to \overline{O}_n	3.3 5.0	1.5 1.5	8.5 6.5	13.0 9.5	1.5 1.5	15.0 10.5	ns
t _{PHL}	Propagation Delay A_n to \overline{O}_n	3.3 5.0	1.5 1.5	8.0 6.0	12.5 9.0	1.5 1.5	14.0 10.5	ns
t _{PLH}	Propagation Delay \overline{E}_1 or \overline{E}_2 to \overline{O}_n	3.3 5.0	1.5 1.5	11.0 8.0	15.0 11.0	1.5 1.5	16.0 12.0	ns
t _{PHL}	Propagation Delay \overline{E}_1 or \overline{E}_2 to \overline{O}_n	3.3 5.0	1.5 1.5	9.5 7.0	13.5 9.5	1.5 1.5	15.0 10.5	ns
t _{PLH}	Propagation Delay E_3 to \overline{O}_n	3.3 5.0	1.5 1.5	11.0 8.0	15.5 11.0	1.5 1.5	16.5 12.5	ns
t _{PHL}	Propagation Delay E_3 to \overline{O}_n	3.3 5.0	1.5 1.5	8.5 6.0	13.0 8.0	1.5 1.0	14.0 9.5	ns

^{*}Voltage Range 3.3 V is 3.3 V ± 0.3 V. *Voltage Range 5.0 V is 5.0 V ± 0.5 V.

DC CHARACTERISTICS

			74	ACT	74ACT			
Symbol	Parameter	V _{CC} (V)	T _A = -	+25°C	T _A = -40°C to +85°C	Unit	Conditions	
			Тур	Gua	ranteed Limits			
V _{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	V _{OUT} = 0.1 V or V _{CC} – 0.1 V	
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V	V _{OUT} = 0.1 V or V _{CC} – 0.1 V	
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	I _{OUT} = -50 μA	
		4.5 5.5	- -	3.86 4.86	3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} -24 mA I _{OH} -24 mA	
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I _{OUT} = 50 μA	
		4.5 5.5	- -	0.36 0.36	0.44 0.44	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$ Q_{IOL} Q_{IOL} Q_{IM} Q_{IM}	
I _{IN}	Maximum Input Leakage Current	5.5	-	±0.1	±1.0	μΑ	V _I = V _{CC} , GND	
ΔI_{CCT}	Additional Max. I _{CC} /Input	5.5	0.6	-	1.5	mA	V _I = V _{CC} - 2.1 V	
I _{OLD}	†Minimum Dynamic	5.5	-	_	75	mA	V _{OLD} = 1.65 V Max	
I _{OHD}	Output Current	5.5	-	-	-75	mA	V _{OHD} = 3.85 V Min	
Icc	Maximum Quiescent Supply Current	5.5	-	8.0	80	μΑ	V _{IN} = V _{CC} or GND	

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS

			74ACT T _A = +25°C C _L = 50 pF			74ACT T _A = -40°C to +85°C C _L = 50 pF		Unit
Symbol	Parameter	V _{CC} * (V)						
			Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay A_n to \overline{O}_n	5.0	1.5	7.0	10.5	1.5	11.5	ns
t _{PHL}	Propagation Delay A_n to \overline{O}_n	5.0	1.5	6.5	10.5	1.5	11.5	ns
t _{PLH}	Propagation Delay \overline{E}_1 or \overline{E}_2 to \overline{O}_n	5.0	2.5	8.0	11.5	2.0	12.5	ns
t _{PHL}	Propagation Delay \overline{E}_1 or \overline{E}_2 to \overline{O}_n	5.0	2.0	7.5	11.5	2.0	12.5	ns
t _{PLH}	Propagation Delay $E_{3 \text{ to }} \overline{O}_n$	5.0	2.5	8.0	12.0	2.0	13.0	ns
t _{PHL}	Propagation Delay E_3 to \overline{O}_n	5.0	2.0	6.5	10.5	1.5	11.5	ns

^{*}Voltage Range 5.0 V is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Unit	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	60	pF	V _{CC} = 5.0 V

ORDERING INFORMATION

Device Order Number	Marking	Package	Shipping [†]
MC74AC138DG	AC138	SOIC-16 (Pb-Free)	48 Units / Rail
MC74AC138DR2G	AC138	SOIC-16 (Pb-Free)	2500 Tape & Reel
MC74AC138DTR2G	AC 138	TSSOP-16 (Pb-Free)	2500 Tape & Reel
MC74ACT138DG	ACT138	SOIC-16 (Pb-Free)	48 Units / Rail
MC74ACT138DR2G	ACT138	SOIC-16 (Pb-Free)	2500 Tape & Reel
MC74ACT138DR2G-Q*	ACT138	SOIC-16 (Pb-Free)	2500 Tape & Reel
MC74ACT138DTR2G	ACT 138	TSSOP-16 (Pb-Free)	2500 Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*-Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP

Capable.







SOIC-16 9.90x3.90x1.50 1.27P CASE 751B ISSUE L


DATE 29 MAY 2024

NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE 6 DIMENSION AT MAXIMUM MATERIAL CONDITION.







	MILLIMETERS						
DIM	MIN	NOM	MAX				
А	1.35	1.55	1.75				
A1	0.00	0.05	0.10				
A2	1.35	1.50	1.65				
b	0.35	0.42	0.49				
С	0.19	0.22	0.25				
D		9.90 BSC					
E		6.00 BSC					
E1	3.90 BSC						
е	1.27 BSC						
h	0.25		0.50				
L	0.40	0.83	1.25				
L1		1.05 REF					
Θ	0.		7°				
TOLERAN	CE OF FC	RM AND	POSITION				
aaa	0.10						
bbb	0.20						
ccc	0.10						
ddd		0.25					
eee		0.10					



RECOMMENDED MOUNTING FOOTPRINT

*FOR ADDITIONAL INFORMATION ON OUR
PB-FREE STRATEGY AND SOLDERING DETAILS,
PLEASE DOWNLOAD THE onsemi SOLDERING
AND MOUNTING TECHNIQUES REFERENCE
MANUAL, SOLDERRM/D

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED"	
DESCRIPTION:	SOIC-16 9.90X3.90X1.50 1	.27P	PAGE 1 OF 2


onsemi and ONSemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.



SOIC-16 9.90x3.90x1.50 1.27P CASE 751B ISSUE L

DATE 29 MAY 2024

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code

A = Assembly Location

WL = Wafer Lot
 Y = Year
 WW = Work Week
 G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

077/15/		077/15.0		071/15 0		T	
STYLE 1: PIN 1.	COLLECTOR	STYLE 2:	CATHODE	STYLE 3: PIN 1.		TYLE 4: PIN 1.	COLLECTOR DVF #1
PIN 1. 2.		PIN 1. 2.		PIN 1. 2.	COLLECTOR, DYE #1 BASE, #1	PIN 1. 2.	
2. 3.	EMITTER	2. 3.	NO CONNECTION				
				3.		3.	
4.	NO CONNECTION	4.		4.		4.	
5.		5.		5.		5.	
6.	BASE	6.		6.		6.	
7.		7.			EMITTER, #2		COLLECTOR, #4
8.		8.		8.			COLLECTOR, #4
9.		9.			COLLECTOR, #3		BASE, #4
10.			ANODE		BASE, #3		EMITTER, #4
	NO CONNECTION	11.			EMITTER, #3		BASE, #3
	EMITTER		CATHODE		COLLECTOR, #3		EMITTER, #3
	BASE		CATHODE		COLLECTOR, #4		BASE, #2
	COLLECTOR	14.			BASE, #4		EMITTER, #2
15.			ANODE		EMITTER, #4		BASE, #1
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1
STYLE 5:		STYLE 6:		STYLE 7:			
STYLE 5: PIN 1.	DRAIN, DYE #1	STYLE 6: PIN 1.	CATHODE	STYLE 7: PIN 1.	SOURCE N-CH		
	DRAIN, DYE #1 DRAIN, #1			PIN 1.	SOURCE N-CH COMMON DRAIN (OUTPUT)		
PIN 1.	,	PIN 1.	CATHODE	PIN 1.	COMMON DRAIN (OUTPUT)		
PIN 1. 2.	DRAIN, #1	PIN 1. 2.	CATHODE CATHODE	PIN 1. 2.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
PIN 1. 2. 3.	DRAIN, #1 DRAIN, #2	PIN 1. 2. 3.	CATHODE CATHODE	PIN 1. 2. 3.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
PIN 1. 2. 3. 4.	DRAIN, #1 DRAIN, #2 DRAIN, #2	PIN 1. 2. 3. 4.	CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT)		
PIN 1. 2. 3. 4. 5.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3	PIN 1. 2. 3. 4. 5.	CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
PIN 1. 2. 3. 4. 5.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4	PIN 1. 2. 3. 4. 5.	CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
PIN 1. 2. 3. 4. 5. 6. 7.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3	PIN 1. 2. 3. 4. 5. 6.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5. 6.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH		
PIN 1. 2. 3. 4. 5. 6. 7.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4	PIN 1. 2. 3. 4. 5. 6. 7.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 SOURCE, #4	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT)		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 GATE, #4 GATE, #3	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 SOURCE, #4	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GOMMON DRAIN (OUTPUT) GATE N-CH		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #2 SOURCE, #2 SOURCE, #2	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) CATE N-CH COMMON DRAIN (OUTPUT)		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-16 9.90X3.90X1.50 1.27P		PAGE 2 OF 2	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

2X L/2


L

☐ 0.15 (0.006)

PIN 1 IDENT.

υ®





DATE 19 OCT 2006

NOTES

Κ

SECTION N-N

0.25 (0.010)

J1

В

-U-


- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT
- EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE
 INTERLEAD FLASH OR PROTRUSION.
- INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION SHALL
 NOT EXCEED 0.25 (0.010) PER SIDE.
 DIMENSION K DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABILE DAMBAR
 PROTRUSION SHALL BE 0.08 (0.003) TOTAL
 IN EXCESS OF THE K DIMENSION AT
 MAXIMUM MATERIAL CONDITION.
 TERMINIAL NILMBERS ADE SUCIUMI ECIP.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65 BSC		0.026 BSC		
Н	0.18	0.28	0.007	0.011	
7	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40 BSC		0.252 BSC		
М	00	00	00	0 0	

DETAIL E -W-☐ 0.10 (0.004) **DETAIL E** SEATING PLANE D

RECOMMENDED SOLDERING FOOTPRINT*

-V-



^{*}For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



= Specific Device Code XXXX Α = Assembly Location

= Wafer Lot L = Year W = Work Week G or • = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASH70247A	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales