



Order

Now





EXAS Instruments

TXS0101 SCES638D - OCTOBER 2007-REVISED JUNE 2017

TXS0101 1-Bit Bidirectional Level-Shifting, Voltage-Level Translator With Auto-Direction-Sensing for Open-Drain and Push-Pull Applications

Features 1

- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - A Port
 - 2500 V Human-Body Model (A114-B)
 - 200 V Machine Model (A115-A)
 - 1500 V Charged-Device Model (C101)
 - B Port
 - 8 kV Human-Body Model (A114-B)
 - 200 V Machine Model (A115-A)
 - 1500 V Charged-Device Model (C101)
- No Direction-Control Signal Needed
- Maximum Data Rates
 - 24 Mbps (Push Pull)
 - 2 Mbps (Open Drain)
- Available in the Texas Instruments NanoFree™ Package
- 1.65 V to 3.6 V on A port and 2.3 V to 5.5 V on B port ($V_{CCA} \leq V_{CCB}$)
- V_{CC} Isolation Feature If Either V_{CC} Input Is at GND, Both Ports Are in the High-Impedance State
- No Power-Supply Sequencing Required Either V_{CCA} or V_{CCB} Can be Ramped First
- Ioff Supports Partial-Power-Down Mode Operation

2 Applications

- Handsets
- Smartphones
- Tablets
- **Desktop PCs**

3 Description

This one-bit non-inverting translator uses two separate configurable power-supply rails. The A port is designed to track V_{CCA}. V_{CCA} accepts any supply voltage from 1.65 V to 3.6 V. The B port is designed to track V_{CCB}. V_{CCA} must be less than or equal to V_{CCB} . V_{CCB} accepts any supply voltage from 2.3 V to 5.5 V. This allows for low voltage bidirectional translation between any of the 1.8 V, 2.5 V, 3.3 V, and 5 V voltage nodes.


When the output-enable (OE) input is low, all outputs are placed in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pull-down resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Device Information⁽¹⁾

PACKAGE	BODY SIZE (NOM)							
SOT-23 (6)	2.90 mm × 1.60 mm							
SC70 (6)	2.00 mm × 1.25 mm							
SOT-5X3 (6)	1.90 mm × 1.60 mm							
DSBGA (6)	0.89 mm × 1.39 mm							
	SOT-23 (6) SC70 (6) SOT-5X3 (6)							

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Typical Operating Circuit

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



Product Folder Links: TXS0101

Table of Contents

1	Feat	ures 1
2	Арр	lications1
3	Desc	cription 1
4	Revi	sion History2
5	Pin (Configuration and Functions 3
6	Spee	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions5
	6.4	Thermal Information5
	6.5	Electrical Characteristics 6
	6.6	Timing Requirements: V $_{CCA}$ = 1.8 V \pm 0.15 V $\ldots \ldots .7$
	6.7	Timing Requirements $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V} \dots 7$
	6.8	Timing Requirements: 3.3 V \pm 0.3 V7
	6.9	Switching Characteristics: $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V} \dots 8$
	6.10	Switching Characteristics: $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V} \dots 9$
	6.11	Switching Characteristics: $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V} 12$
	6.12	Typical Characteristics 13
7	Para	meter Measurement Information 14
	7.1	Load Circuits 14
	7.2	Voltage Waveforms 15

8	Deta	iled Description	16
	8.1	Overview	16
	8.2	Functional Block Diagram	16
	8.3	Feature Description	17
	8.4	Device Functional Modes	17
9	App	lication and Implementation	18
	9.1	Application Information	
	9.2	Typical Application	18
10		ver Supply Recommendations	
11		out	
	11.1	Layout Guidelines	20
	11.2	Layout Example	
12	Dev	ice and Documentation Support	21
	12.1		
	12.2	Receiving Notification of Documentation Updates	21
	12.3	Community Resources	21
	12.4	Trademarks	21
	12.5	Electrostatic Discharge Caution	21
	12.6	Glossary	
13	Mec	hanical, Packaging, and Orderable	
-		mation	21

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

•	Changed YZP package pinout diagram with new image and added YZP pin assignments in Pin Functions table
٠	Added Junction temperature, T _J in Absolute Maximum Ratings table 4
٠	Added Receiving Notification of Documentation Updates section

Changes from Revision B (January 2009) to Revision C

Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section1

Page




Page



5 Pin Configuration and Functions





Pin Functions

	PIN						
NAME	DBV, DCK, DRL	YZP	TYPE	DESCRIPTION			
А	3	C1	I/O	Input/output A. Referenced to V _{CCA}			
В	4	C2	I/O	Input/output B. Referenced to V _{CCB}			
GND	2	B1	G	Ground			
OE	5	B2	I	Output enable. Pull OE low to place all outputs in 3-state mode. Referenced to V _{CCA} .			
V_{CCA}	1	A1	I	A-port supply voltage. 1.65 V \leq V _{CCA} \leq 3.6 V and V _{CCA} \leq V _{CCB}			
V_{CCB}	6	A2	Ι	B-port supply voltage. 2.3 V \leq V _{CCB} \leq 5.5 V			

TEXAS INSTRUMENTS

www.ti.com

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CCA}	Supply voltage		-0.5	4.6	V
V _{CCB}	Supply voltage		-0.5	6.5	V
V	Input voltage ⁽²⁾	A port	-0.5	4.6	V
VI	input voitage	B port, OE	-0.5	6.5	V
	Voltage range applied to any output	A port	-0.5	4.6	V
Vo	in the high-impedance or power-off state ⁽²⁾	B port	-0.5	6.5	V
Vo	Voltage range applied to any output in the high or low state $^{\left(2\right)}$ $^{\left(3\right)}$	A port	-0.5	V _{CCA} + 0.5	V
		B port	-0.5	V _{CCB} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current			±50	mA
	Continuous current through V _{CCA} , V _{CCB} , or GND			±100	mA
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V_{CCA} and V_{CCB} are provided in the recommended operating conditions table.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, A Port ⁽¹⁾	±2500	
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, B Port ⁽¹⁾	±8000		
$V_{(ESD)}$	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, B $\mathrm{Port}^{(2)}$	±1500	V
		Machine model (MM, A115-A), A Port	±200	

(1) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

See^{(1) (2)}

			V _{CCA}	V _{CCB}	MIN	MAX	UNIT	
V _{CCA}	Supply voltage ⁽³⁾				1.65	3.6	V	
V _{CCB}	Supply voltage (*)				2.3	5.5	v	
V _{IH} High-level input voltage		A port I/Op	1.65 V to 1.95 V	2.3 V to 5.5 V	$V_{CCI} - 0.2$	V _{CCI}		
	Lligh lovel input veltage	A-port I/Os	2.3 V to 3.6 V	2.3 V 10 5.5 V	$V_{CCI} - 0.4$	V _{CCI}	v	
	High-level input voltage	B-port I/Os	1.65 V to 2.6 V		$V_{CCI} - 0.4$	V _{CCI}		
	OE input	1.65 V to 3.6 V	2.3 V to 5.5 V	V _{CCA} × 0.65	5.5			
	VIL Low-level input voltage	A-port I/Os	1.65 V to 3.6 V		0	0.15		
VIL		B-port I/Os		1.65 V to 3.6 V	1.65 V to 3.6 V	2.3 V to 5.5 V	0	0.15
		OE input			0	V _{CCA} × 0.35		
	A-port I/Os, push- pull driving				10			
$\Delta t / \Delta v$	Input transition rise or fall rate	B-port I/Os, push- pull driving	1.65 V to 3.6 V	2.3 V to 5.5 V		10	ns/V	
		Control Input				10		
T _A	T _A Operating free-air temperature				-40	85	°C	

(1)

 V_{CCI} is the supply associated with the input port. V_{CCO} is the supply associated with the output port. V_{CCA} must be less than or equal to V_{CCB} , and V_{CCA} must not exceed 3.6 V. (2) (3)

6.4 Thermal Information

		TXS0101					
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	DCK (SC70)	DRL (SOT)	DSBGA (YZP)	UNIT	
		6 PINS	6 PINS	6 PINS	6 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	223.9	266.9	204.2	107.8	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	185.6	80.4	76.4	1.6	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	63.5	99.1	38.7	10.8	°C/W	
ΨJT	Junction-to-top characterization parameter	63.5	1.5	3.4	3.1	°C/W	
ΨЈВ	Junction-to-board characterization parameter	71.8	98.3	38.5	10.8	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

SCES638D-OCTOBER 2007-REVISED JUNE 2017



www.ti.com

6.5 Electrical Characteristics

over recommended operating free-air temperature range of -40°C to 85°C (unless otherwise noted) See^{(1) (2) (3)}

P	ARAMETER	TEST CONDITIONS	V _{CCA}	V _{CCB}	MIN TYP M	АХ	UNIT	
V _{OHA}		$\begin{array}{l} I_{OH} = -20 \ \mu A, \\ V_{IB} \ \geq V_{CCB} \ - \ 0.4 \ V \end{array}$	1.65 V to 3.6 V	2.3 V to 5.5 V	V _{CCA} × 0.67		V	
V _{OLA}		$I_{OL} = 1 \text{ mA},$ $V_{IB} \le 0.15 \text{ V}$	1.65 V to 3.6 V	2.3 V to 5.5 V		0.4	V	
V _{ОНВ}		$ I_{OH} = -20 \ \mu A, \\ V_{IA} \ge V_{CCA} - 0.2 \ V $	1.65 V to 3.6 V	2.3 V to 5.5 V	V _{CCB} × 0.67		V	
V _{OLB}		$\begin{array}{l} I_{OL} = 1 \mbox{ mA}, \\ V_{IA} \ \leq 0.15 \mbox{ V} \end{array}$	1.65 V to 3.6 V	2.3 V to 5.5 V		0.4	V	
I _I	OE	$T_A = 25^{\circ}C$ -40°C to 85°C	1.65 V to 3.6 V	1.65 V to 5.5 V		±1	μA	
							±2	
	A port	$T_A = 25^{\circ}C$	0 V	0 to 5.5 V		±1	μA	
off	B port	-40°C to 85°C		0 V		±2		
		$T_{A} = 25^{\circ}C$ $-40^{\circ}C \text{ to } 85^{\circ}C$	0 to 3.6 V			±1 ±2	μA	
		$T_A = 25^{\circ}C$				±2 ±1		
loz	A or B port	$T_{\rm A} = 25 \text{ C}$ -40°C to 85°C	1.65 V to 3.6 V	2.3 V to 5.5 V		±1 ±2	μA	
		-40 C 10 00 C	1.65 V to V _{CCB}	2.3 V to 5.5 V		2.4		
I _{CCA}		$V_I = V_O = open,$	3.6 V	0 V		2.2	.2 μΑ	
CCA		$I_{O} = 0$	0 V	5.5 V		_1		
			1.65 V to V _{CCB}	2.3 V to 5.5 V		12		
I _{CCB}		$V_I = V_O = open,$	3.6 V	0 V		-1	μA	
000		$I_{O} = 0$	0 V	5.5 V		1	F 1	
I _{CCA} +	⊦ I _{CCB}	$V_{I} = V_{CCI},$ $I_{O} = 0$	1.65 V to V _{CCB}	2.3 V to 5.5 V	1	4.4	μA	
~	05	T _A = 25°C	0.01/	0.01/	2.5			
CI	OE	–40°C to 85°C	3.3 V	3.3 V		3.5	pF	
	Anort	T _A = 25°C			5		pF	
~	A port	-40°C to 85°C	2.2.1	2.2.1/	6			
C _{io}	Diment	$T_A = 25^{\circ}C$	3.3 V	3.3 V	6			
	B port	–40°C to 85°C			7.5			

 $\begin{array}{ll} \mbox{(1)} & V_{CCI} \mbox{ is the } V_{CC} \mbox{ associated with the input port.} \\ \mbox{(2)} & V_{CCO} \mbox{ is the } V_{CC} \mbox{ associated with the output port.} \\ \mbox{(3)} & V_{CCA} \mbox{ must be less than or equal to } V_{CCB}, \mbox{ and } V_{CCA} \mbox{ must not exceed 3.6 V.} \\ \end{array}$



6.6 Timing Requirements: V _{CCA} = 1.8 V \pm 0.15 V

				MIN	NOM	MAX	UNIT
		$V_{CCB} = 2.5 \text{ V}, \pm 0.2 \text{ V}$			21		
	Push-pull driving, Figure 4		$V_{CCB} = 3.3 \text{ V}, \pm 0.3 \text{ V}$			22	
Data rate			$V_{CCB} = 5 \text{ V}, \pm 0.5 \text{ V}$			24	Mhpa
Data Tale			$V_{CCB} = 2.5 \text{ V}, \pm 0.2 \text{ V}$			2	Mbps
	Open-drain driving, Figure 5		$V_{CCB}=3.3~V,~\pm~0.3~V$			2	
			$V_{CCB} = 5 \text{ V}, \pm 0.5 \text{ V}$			2	
t _w	Push-pull driving, Figure 4		$V_{CCB}=2.5~V,~\pm~0.2~V$	47			
			$V_{CCB} = 3.3 \text{ V}, \pm 0.3 \text{ V}$	45			
Pulse duration Figure 7		- Data inputs	$V_{CCB} = 5 \text{ V}, \pm 0.5 \text{ V}$	41			20
Pulse duration Figure 7		Data inputs	$V_{CCB} = 2.5 \text{ V}, \pm 0.2 \text{ V}$	500			ns
	Open-drain driving, Figure 5		$V_{CCB}=3.3~V,~\pm~0.3~V$	500			
			$V_{CCB} = 5 \text{ V}, \pm 0.5 \text{ V}$	500			

6.7 Timing Requirements $V_{CCA} = 2.5 V \pm 0.2 V$

				MIN	NOM	MAX	UNIT	
			$V_{CCB} = 2.5 \text{ V}, \pm 0.2 \text{ V}$			20		
	Push-pull driving, Figure 4	$V_{CCB} = 3.3 \text{ V}, \pm 0.3 \text{ V}$			22			
Data rate						24	Mbps	
			$V_{CCB} = 2.5 \text{ V}, \pm 0.2 \text{ V}$			2	Minha	
	Open-drain driving, Figure 5	$V_{CCB}=3.3~V,\pm0.3~V$			2			
		$V_{CCB} = 5 \text{ V}, \pm 0.5 \text{ V}$			1			
t _w			$V_{CCB} = 2.5 \text{ V}, \pm 0.2 \text{ V}$	50				
	Push-pull driving, Figure 4		$V_{CCB}=3.3~V,\pm0.3~V$	45				
Dulas duration Figure 7		Data inputa	$V_{CCB} = 5 \text{ V}, \pm 0.5 \text{ V}$	41				
Pulse duration Figure 7		Data inputs	$V_{CCB} = 2.5 \text{ V}, \pm 0.2 \text{ V}$	500			ns	
	Open-drain driving, Figure 5		$V_{CCB} = 3.3 \text{ V}, \pm 0.3 \text{ V}$	500				
			$V_{CCB} = 5 \text{ V}, \pm 0.5 \text{ V}$	500				

6.8 Timing Requirements: 3.3 V ± 0.3 V

				MIN	NOM	MAX	UNIT	
	Push-pull driving, Figure 4	$V_{CCB}=3.3~V,~\pm~0.3~V$			23			
Data rate	Fush-pull anving, Figure 4	$V_{CCB} = 5 \text{ V}, \pm 0.5 \text{ V}$			24	Mhoo		
	Open-drain driving, Figure 5					2	Mbps	
	Open-drain driving, Figure 5	$V_{CCB} = 5 \text{ V}, \pm 0.5 \text{ V}$			2			
	Duch null driving Figure 4		$V_{CCB} = 3.3 \text{ V}, \pm 0.3 \text{ V}$	43				
Pulse duration Figure 7	Push-pull driving, Figure 4	Data inputa	$V_{CCB} = 5 \text{ V}, \pm 0.5 \text{ V}$	41				
	Onen drein driving Figure F	Data inputs	$V_{CCB} = 3.3 \text{ V}, \pm 0.3 \text{ V}$	500			ns	
	Open-drain driving, Figure 5		$V_{CCB} = 5 \text{ V}, \pm 0.5 \text{ V}$	500				

STRUMENTS

EXAS

www.ti.com

6.9 Switching Characteristics: $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDIT	IONS (DRIVING)	MIN	МАХ	UNIT	
				$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$		5.3		
			Push-pull, Figure 4	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		5.4		
				$V_{CCB} = 5 V \pm 0.5 V$		6.8		
t _{PHL} Figure 8				$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	2.3	8.8		
			Open-drain, Figure 5	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2.4	9.6		
	^	P		$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	2.6	10	20	
	A	В		$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$		6.8	ns	
			Push-pull, Figure 4	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		7.1		
				$V_{CCB} = 5 V \pm 0.5 V$		7.5		
t _{PLH} Figure 8				$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	45	260		
			Open-drain, Figure 5	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	36	208		
				$V_{CCB} = 5 V \pm 0.5 V$	27	198		
				$V_{CCB} = 2.5 V \pm 0.2 V$		4.4		
			Push-pull, Figure 4	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4.5		
F inan 0				$V_{CCB} = 5 V \pm 0.5 V$		4.7		
t _{PHL} Figure 8			$V_{CCB} = 2.5 V \pm 0.2 V$	1.9	5.3			
		٥	Open-drain, Figure 5	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.1	4.4	ns	
	_			$V_{CCB} = 5 V \pm 0.5 V$	1.2	4		
	В	A		$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$		5.3		
			Push-pull, Figure 4	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4.5		
				$V_{CCB} = 5 V \pm 0.5 V$		0.5		
t _{PLH} Figure 8			Open-drain, Figure 5	$V_{CCB} = 2.5 V \pm 0.2 V$	45	175		
				$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	36	140		
				$V_{\rm CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	27	102		
				$V_{CCB} = 2.5 V \pm 0.2 V$		200	ns	
t _{en} Figure 9	OE	A or B	Push-pull, Figure 6	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		200		
				$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$		200		
				$V_{CCB} = 2.5 V \pm 0.2 V$		50		
t _{dis} Figure 9	OE	A or B		$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		40	ns	
				$V_{CCB} = 5 V \pm 0.5 V$		35		
		I		$V_{CCB} = 2.5 V \pm 0.2 V$	3.2	9.5		
			Push-pull	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2.3	9.3		
				$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	2	7.6		
rA	A-port	rise time		$V_{CCB} = 2.5 V \pm 0.2 V$	38	165	ns	
			Open-drain	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	30	132		
			$V_{\rm CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	22	95			
			$V_{CCB} = 2.5 V \pm 0.2 V$	1.1	10.8			
		Push-pull	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1	9.1			
			- 1 -	$V_{CCB} = 5 V \pm 0.5 V$	1	7.6	ns	
t _{rB}	B-port	rise time		$V_{CCB} = 2.5 V \pm 0.2 V$	34	145		
			Open-drain	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	23	106		
				$V_{CCB} = 5.0 \text{ V} \pm 0.5 \text{ V}$ $V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	10	76		



Switching Characteristics: $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (continued)

over recommended operating free-air temperature range, $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST COND	DITIONS (DRIVING)	MIN	МАХ	UNIT	
				$V_{CCB} = 2.5 V \pm 0.2 V$	1.9	5.9		
			Push-pull	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.9	6		
•	A por	t fall time		$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	1.4	13.3		
t _{fA}	А-рог	t fall time		$V_{CCB} = 2.5 V \pm 0.2 V$	4.4	6.9		
			Open-drain	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	4.3	6.4		
				$V_{CCB} = 5 V \pm 0.5 V$	4.2	6.1		
				$V_{CCB} = 2.5 V \pm 0.2 V$	2.2	13.8	ns	
	B-port fall time		Push-pull	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2.2	16.2		
				$V_{CCB} = 5 V \pm 0.5 V$	2.6	16.2		
t _{fB}	B-por	t fall time	Open-drain	$V_{CCB} = 2.5 V \pm 0.2 V$	6.9	13.8		
				$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	7.5	16.2		
				$V_{CCB} = 5 V \pm 0.5 V$	7	16.2		
				$V_{CCB} = 2.5 V \pm 0.2 V$	21			
			Push-pull	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	22			
Manu data wata				$V_{CCB} = 5 V \pm 0.5 V$	24			
Max data rate	A	or B		$V_{CCB} = 2.5 V \pm 0.2 V$	2		Mbps	
			Open-drain	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2		-	
				$V_{CCB} = 5 V \pm 0.5 V$	2			

6.10 Switching Characteristics: $V_{CCA} = 2.5 V \pm 0.2 V$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION	IS (DRIVING)	MIN	МАХ	UNIT
				$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$		3.2	
t _{PHL} Figure 8		Push-pull, Figure 4	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		3.7		
			$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$		3.8		
			$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1.7	6.3		
		В	Open-drain, Figure 5	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2	6	20
	Α			$V_{CCB} = 5 V \pm 0.5 V$	2.1	5.8	
	A		Push-pull, Figure 4	$V_{CCB} = 2.5 V \pm 0.2 V$		3.5	ns
				$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4.1	
t Figure 9				$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$		4.4	
t _{PLH} Figure 8				$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	43	250	
			Open-drain, Figure 5	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	36	206	
				$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	27	190	

STRUMENTS

EXAS

Switching Characteristics: $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (continued)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITI	ONS (DRIVING)	MIN	MAX	UNIT			
		. ,		$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$		3				
			Push-pull, Figure 4	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		3.6				
. .				$V_{CCB} = 5 V \pm 0.5 V$		4.3				
t _{PHL} Figure 8				$V_{CCB} = 2.5 V \pm 0.2 V$	1.8	4.7				
			Open-drain, Figure 5	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.6	4.2				
				$V_{CCB} = 5 V \pm 0.5 V$	1.2	4				
	В	A		$V_{CCB} = 2.5 V \pm 0.2 V$		2.5	ns			
			Push-pull, Figure 4	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		1.6				
.				$V_{CCB} = 5 V \pm 0.5 V$		1				
t _{PLH} Figure 8				$V_{CCB} = 2.5 V \pm 0.2 V$	44	170				
			Open-drain, Figure 5	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	37	140				
				$V_{CCB} = 5 V \pm 0.5 V$	27	103				
				$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$		200				
t _{en} Figure 9	OE	A or B		$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		200	ns			
				$V_{CCB} = 5 V \pm 0.5 V$		200				
			Push-pull, Figure 6	$V_{CCB} = 2.5 V \pm 0.2 V$		50				
t _{dis} Figure 9	OE	A or B		$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		40	ns			
				$V_{CCB} = 5 V \pm 0.5 V$		35				
		- <u>+</u>		$V_{CCB} = 2.5 V \pm 0.2 V$	2.8	7.4				
			Push-pull	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2.1	6.6				
	A			$V_{CCB} = 5 V \pm 0.5 V$	0.9	5.6	ne			
t _{rA}	A-pon	t rise time	Open-drain	$V_{CCB} = 2.5 V \pm 0.2 V$	34	149	ns			
				$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	28	121				
				$V_{CCB} = 5 V \pm 0.5 V$	24	89				
				$V_{CCB} = 2.5 V \pm 0.2 V$	1.3	8.3				
			Push-pull	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0.9	7.2				
				$V_{CCB} = 5 V \pm 0.5 V$	0.4	6.1				
t _{rB}	B-port	t rise time		$V_{CCB} = 2.5 V \pm 0.2 V$	35	151	ns			
			Open-drain	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	24	112				
				$V_{CCB} = 5 V \pm 0.5 V$	12	81				
				$V_{CCB} = 2.5 V \pm 0.2 V$	1.9	5.7				
			Push-pull	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.4	5.5				
	A	t fall time a		$V_{CCB} = 5 V \pm 0.5 V$	0.8	5.3				
t _{fA}	A-por	t fall time		$V_{CCB} = 2.5 V \pm 0.2 V$	4.4	6.9				
			Open-drain	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	4.3	6.2				
				$V_{CCB} = 5 V \pm 0.5 V$	4.2	5.8	<i></i> -			
				$V_{CCB} = 2.5 V \pm 0.2 V$	2.2	7.8	ns			
			Push-pull	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2.4	6.7				
	_			$V_{CCB} = 5 V \pm 0.5 V$	2.6	6.6				
t _{fB}	B-por	t fall time		$V_{CCB} = 2.5 V \pm 0.2 V$	5.1	8.8				
			Open-drain	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	5.4	9.4				
				$V_{CCB} = 5 V \pm 0.5 V$	5.4	10.4				



Switching Characteristics: $V_{CCA} = 2.5 V \pm 0.2 V$ (continued)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	UNIT			
				$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	20		
		Push-pull	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	22			
Max data rate		or B		$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	24		Mbps
Max Uala Tale	A	UI B		$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	2		Ininha
			Open-drain	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2		
				$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	2		

STRUMENTS


EXAS

6.11 Switching Characteristics: $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDI	TIONS (DRIVING)	MIN	MAX	UNIT	
			Push-pull, Figure 4	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		2.4		
Eigure 8				$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$		3.1		
t _{PHL} Figure 8			Open-drain, Figure 5	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.3	4.2		
	А	В	Open-urain, Figure 5	$V_{CCB} = 5 V \pm 0.5 V$	1.4	4.6	ns	
	A	В	Push-pull, Figure 4	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4.2	115	
t _{PLH} Figure 8			Fush-puil, Figure 4	$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$		4.4		
PLH FIGURE 0			Open-drain, Figure 5	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	36	204		
			Open-urain, Figure 5	$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	28	165		
			Duch null Figure 4	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		2.5		
			Push-pull, Figure 4	$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$		3.3		
PHL Figure 8			Onen drein, Figure F	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1	124		
	В	۸	Open-drain, Figure 5	$V_{CCB} = 5 V \pm 0.5 V$	1	97		
	D	A	Buch pull Figure 4	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		2.5	ns	
Eigure 9			Push-pull, Figure 4	$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$		2.6		
{PLH} Figure 8			On en desir. Firmer F	$V{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	3	139		
			Open-drain, Figure 5	$V_{CCB} = 5 V \pm 0.5 V$	3	105		
F igure 0	05	A		$V_{CCB} = 3.3 V \pm 0.3 V$		200		
{en} Figure 9	OE	A or B		$V{CCB} = 5 V \pm 0.5 V$		200	ns	
5		Push-pull, Figure 6	V _{CCB} = 3.3 V ± 0.3 V		40			
{dis} Figure 9	OE	A or B		$V{CCB} = 5 V \pm 0.5 V$		9.8	ns	
			Duch null	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2.3	5.6		
	A month		Push-pull	$V_{CCB} = 5 V \pm 0.5 V$	1.9	4.8	ns	
rA	A-port	rise time	On an abasis	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	25	116		
			Open-drain	$V_{CCB} = 5 V \pm 0.5 V$	19	85		
			Duch null	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.6	6.4	-	
	Desert		Push-pull	$V_{CCB} = 5 V \pm 0.5 V$	0.6	7.4		
rВ	B-port	rise time	On en desir	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	26	116	ns	
			Open-drain	$V_{CCB} = 5 V \pm 0.5 V$	14	72		
			Duck cull	V _{CCB} = 3.3 V ± 0.3 V	1.4	5.4		
	A	Coll Const	Push-pull	$V_{CCB} = 5 V \pm 0.5 V$	1	5		
fA	А-роп	fall time	On an abasis	$V_{CCB} = 3.3 V \pm 0.3 V$	4.3	6.1		
			Open-drain	$V_{CCB} = 5 V \pm 0.5 V$	4.2	5.7		
			D	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2.3	7.4	ns	
t _{fB} B-port fall time	(- 1) ('	Push-pull	$V_{CCB} = 5 V \pm 0.5 V$	2.4	7.6			
	tall time	On an abait	V _{CCB} = 3.3 V ± 0.3 V	5	7.6			
		Open-drain	$V_{CCB} = 5 V \pm 0.5 V$	4.8	8.3			
			Duck cull	V _{CCB} = 3.3 V ± 0.3 V	23			
		5	Push-pull	$V_{CCB} = 5 V \pm 0.5 V$	24		Mbps	
Max data rate	A	or B		$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2			
			Open-drain	$V_{CCB} = 5 V \pm 0.5 V$	2			




6.12 Typical Characteristics



7 Parameter Measurement Information

7.1 Load Circuits

Figure 4 shows the push-pull driver circuit used for measuring data rate, pulse duration, propagation delay, output rise-time and fall-time. Figure 5 shows the open-drain driver circuit used for measuring data rate, pulse duration, propagation delay, output rise-time and fall-time.






Figure 4. Data Rate, Pulse Duration, Propagation Delay, Output Rise-Time and Fall-Time Measurement Using a Push-Pull Driver

Figure 5. Data Rate, Pulse Duration, Propagation Delay, Output Rise-Time and Fall-Time Measurement Using an Open-Drain Driver




Figure 6. Load Circuit for Enable-Time and Disable-Time Measurement

TEST	S1
t _{PZL} / t _{PLZ} (t _{dis})	2 × V _{CCO}
t _{PHZ} / t _{PZH} (t _{en})	Open

- 1. t_{PLZ} and t_{PHZ} are the same as $t_{\mathsf{dis}}.$
- 2. t_{PZL} and t_{PZH} are the same as $t_{\text{en}}.$
- 3. V_{CCI} is the V_{CC} associated with the input port.
- 4. V_{CCO} is the V_{CC} associated with the output port.



7.2 Voltage Waveforms






Figure 7. Pulse Duration (Push-Pull)





- C_L includes probe and jig capacitance.
- Waveform 1 in Figure 9 is for an output with internal such that the output is high, except when OE is high (see Figure 6). Waveform 2 in Figure 9 is for an output with conditions such that the output is low, except when OE is high.
- All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , dv/dt \geq 1 V/ns.
- The outputs are measured one at a time, with one transition per measurement.
- t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- t_{PZL} and t_{PZH} are the same as t_{en}.
- t_{PLH} and t_{PHL} are the same as t_{pd}.
- V_{CCI} is the V_{CC} associated with the input port.
- V_{CCO} is the V_{CC} associated with the output port.

Figure 9. Enable and Disable Times




8 Detailed Description

8.1 Overview

The TXS0101 device is a directionless voltage-level translator specifically designed for translating logic voltage levels. The A port is able to accept I/O voltages ranging from 1.65 V to 3.6 V, while the B port can accept I/O voltages from 2.3 V to 5.5 V. The device is a pass gate architecture with edge rate accelerators (one shots) to improve the overall data rate. 10 k Ω pullup resistors, commonly used in open drain applications, have been conveniently integrated so that an external resistor is not needed. While this device is designed for open drain applications, the device can also translate push-pull CMOS logic outputs.

8.2 Functional Block Diagram





TXS0101 SCES638D – OCTOBER 2007 – REVISED JUNE 2017

8.3 Feature Description

8.3.1 Architecture

The TXS0101 architecture (see Figure 10) does not require a direction-control signal to control the direction of data flow from A to B or from B to A.




Figure 10. Architecture of a TXS01xx Cell

Each A-port I/O has an internal 10 k Ω pullup resistor to V_{CCA}, and each B-port I/O has an internal 10 k Ω pullup resistor to V_{CCB}. The output one-shots detect rising edges on the A or B ports. During a rising edge, the one-shot turns on the PMOS transistors (T1,T2) for a short duration, which speeds up the low-to-high transition.

8.3.2 Input Driver Requirements

The fall time (t_{fA} , t_{fB}) of a signal depends on the output impedance of the external device driving the data I/Os of the TXS0101. Similarly, the t_{PHL} and max data rates also depend on the output impedance of the external driver. The values for t_{fA} , t_{fB} , t_{PHL} , and maximum data rates in the data sheet assume that the output impedance of the external driver is less than 50 Ω .

8.3.3 Power Up

During operation, ensure that $V_{CCA} \leq V_{CCB}$ at all times. During power-up sequencing, $V_{CCA} \geq V_{CCB}$ does not damage the device, so any power supply can be ramped up first.

8.3.4 Enable and Disable

The TXS0101 has an OE input that is used to disable the device by setting OE low, which places all I/Os in the Hi-Z state. The disable time (t_{dis}) indicates the delay between the time when OE goes low and when the outputs actually get disabled (Hi-Z). The enable time (t_{en}) indicates the amount of time the user must allow for the one-shot circuitry to become operational after OE is taken high.

8.3.5 Pullup or Pulldown Resistors on I/O Lines

Each A-port I/O has an internal 10 k Ω pullup resistor to V_{CCA}, and each B-port I/O has an internal 10 k Ω pullup resistor to V_{CCB}. If a smaller value of pullup resistor is required, an external resistor must be added from the I/O to V_{CCA} or V_{CCB} (in parallel with the internal 10 k Ω resistors).

8.4 Device Functional Modes

The TXS0101 device has two functional modes, enabled and disabled. To disable the device set the OE input low, which places all I/Os in a high impedance state. Setting the OE input high will enable the device.

TEXAS INSTRUMENTS

www.ti.com

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TXS0101 can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The TXS0101 is ideal for use in applications where an open-drain driver is connected to the data I/Os. The TXB0101 can also be used in applications where a push-pull driver is connected to the data I/Os, but the TXB0102 might be a better option for such push-pull applications.

9.2 Typical Application




Figure 11. Typical Application Schematic

9.2.1 Design Requirements

For this design example, use the parameters listed in Table 1.

Table 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	1.65 to 3.6 V
Output voltage range	2.3 to 5.5 V

9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
 - Use the supply voltage of the device that is driving the TXS0101 device to determine the input voltage range. For a valid logic high the value must exceed the V_{IH} of the input port. For a valid logic low the value must be less than the V_{IL} of the input port.
- Output voltage range
 - Use the supply voltage of the device that the TXS0101 device is driving to determine the output voltage range.
 - The TXS0101 device has 10 kΩ internal pullup resistors. External pullup resistors can be added to reduce the total RC of a signal trace if necessary.



(1)

An external pull down resistor decreases the output V_{OH} and V_{OL}. Use Equation 1 to calculate the V_{OH} as a result of an external pull down resistor.

 $V_{OH} = V_{CCx} \times R_{PD} / (R_{PD} + 10 \text{ k}\Omega)$

where

- V_{CCx} is the supply voltage on either V_{CCA} or V_{CCB}
- R_{PD} is the value of the external pull down resistor

9.2.3 Application Curve




Figure 12. Level-Translation of a 2.5-MHz Signal



10 Power Supply Recommendations

The TXS0101 device uses two separate configurable power-supply rails, V_{CCA} and V_{CCB}. V_{CCB} accepts any supply voltage from 2.3 V to 5.5 V and V_{CCA} accepts any supply voltage from 1.65 V to 3.6 V as long as Vs is less than or equal to V_{CCB}. The A port and B port are designed to track V_{CCA} and V_{CCB} respectively allowing for low voltage bidirectional translation between any of the 1.8 V, 2.5 V, 3.3 V, and 5 V voltage nodes.

The TXS0101 device does not require power sequencing between V_{CCA} and V_{CCB} during power-up so the power-supply rails can be ramped in any order. A V_{CCA} value greater than or equal to V_{CCB} (V_{CCA} \ge V_{CCB}) does not damage the device, but during operation, V_{CCA} must be less than or equal to V_{CCB} (V_{CCA} \le V_{CCB}) at all times.

The output-enable (OE) input circuit is designed so that it is supplied by V_{CCA} and when the (OE) input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the OE input pin must be tied to GND through a pulldown resistor and must not be enabled until V_{CCA} and V_{CCB} are fully ramped and stable. The minimum value of the pulldown resistor to ground is determined by the current-sourcing capability of the driver.


11 Layout


11.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit board layout guidelines is recommended.

- Bypass capacitors should be used on power supplies.
- Short trace lengths should be used to avoid excessive loading.
- PCB signal trace-lengths must be kept short enough so that the round-trip delay of any reflection is less than the one shot duration, approximately 30 ns, ensuring that any reflection encounters low impedance at the source driver.
- Placing pads on the signal paths for loading capacitors or pullup resistors to help adjust rise and fall times of signals depending on the system requirements

11.2 Layout Example









12 Device and Documentation Support

12.1 Device Support

12.1.1 Related Documentation

For related documentation, see the following:

- A Guide to Voltage Translation With TXS-Type Translators, SCEA044
- Introduction to Logic, SLVA700

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

NanoFree, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		uly	(2)	(6)	(3)		(4/5)	
TXS0101DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(NFFF, NFFR)	Samples
TXS0101DBVRG4	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(NFFF, NFFR)	Samples
TXS0101DBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NFFR	Samples
TXS0101DCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2GO	Samples
TXS0101DCKT	ACTIVE	SC70	DCK	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2GO	Samples
TXS0101DRLR	ACTIVE	SOT-5X3	DRL	6	4000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	2GR	Samples
TXS0101YZPR	ACTIVE	DSBGA	YZP	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	2GN	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXS0101DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TXS0101DBVT	SOT-23	DBV	6	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TXS0101DCKR	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TXS0101DCKT	SC70	DCK	6	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TXS0101DRLR	SOT-5X3	DRL	6	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
TXS0101YZPR	DSBGA	YZP	6	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1



PACKAGE MATERIALS INFORMATION

20-Mar-2024



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TXS0101DBVR	SOT-23	DBV	6	3000	202.0	201.0	28.0
TXS0101DBVT	SOT-23	DBV	6	250	202.0	201.0	28.0
TXS0101DCKR	SC70	DCK	6	3000	200.0	183.0	25.0
TXS0101DCKT	SC70	DCK	6	250	200.0	183.0	25.0
TXS0101DRLR	SOT-5X3	DRL	6	4000	202.0	201.0	28.0
TXS0101YZPR	DSBGA	YZP	6	3000	220.0	220.0	35.0

YZP0006



PACKAGE OUTLINE

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

NanoFree Is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. NanoFree[™] package configuration.



YZP0006

EXAMPLE BOARD LAYOUT

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).



YZP0006

EXAMPLE STENCIL DESIGN

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.




DCK0006A



PACKAGE OUTLINE

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 Falls within JEDEC MO-203 variation AB.




DCK0006A

EXAMPLE BOARD LAYOUT

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DCK0006A

EXAMPLE STENCIL DESIGN

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Board assembly site may have different recommendations for stencil design.



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

DRL0006A



PACKAGE OUTLINE

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-293 Variation UAAD




DRL0006A

EXAMPLE BOARD LAYOUT

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.



DRL0006A

EXAMPLE STENCIL DESIGN

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



DBV0006A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.



DBV0006A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DBV0006A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated