

# Configurable Dual Supply Octal Transceiver

with 3-State Outputs for 3 V Systems

## MC74LVXC3245

The 74LVXC3245 is a 24-pin dual-supply, octal configurable voltage interface transceiver especially well suited for PCMCIA and other real time configurable I/O applications. The V<sub>CCA</sub> pin accepts a 3.0 V supply level; the A port is a dedicated 3.0 V port. The V<sub>CCB</sub> pin accepts a 3.0 V-to-5.0 V supply level. The B port is configured to track the  $V_{CCB}$  supply level. A 5.0 V level on the  $V_{CCB}$  pin will configure the I/O pins at a 5.0 V level and a 3.0 V V<sub>CCB</sub> will configure the I/O pins at a 3.0 V level. The A port interfaces with a 3.0 V host system and the B port to the card slots. This device will allow the  $V_{CCB}$  voltage source pin and I/O pins on the B port to float when  $\overline{OE}$  is High. This feature is necessary to buffer data to and from a PCMCIA socket that permits PCMCIA cards to be inserted and removed during normal operation. The Transmit/Receive  $(T/\overline{R})$  input determines the direction of data flow. Transmit (active-High) enables data from the A port to B port. Receive (active-Low) enables data from the B port to the A port.


#### **Features**

- Bidirectional Interface Between 3.0 V and 3.0 V/5.0 V Buses
- Control Inputs Compatible with TTL Level
- Outputs Source/Sink Up to 24 mA
- Guaranteed Simultaneous Switching Noise Level and Dynamic Threshold Performance
- Available in SOIC and TSSOP Packages
- Flexible V<sub>CCB</sub> Operating Range
- Allows B Port and  $V_{CCB}$  to Float Simultaneously When  $\overline{OE}$  is High

1

- Functionally Compatible With the 74 Series 245
- These Devices are Pb-Free and are RoHS Compliant

#### MARKING DIAGRAMS







LVXC3245 = Specific Device Code A = Assembly Location

WL, L = Wafer Lot Y = Year WW, W = Work Week G = Pb-Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.




Figure 1. 24-Lead Pinout (Top View)

#### **PIN NAMES**

Pins	Function
OE	Output Enable Input
T/R	Transmit/Receive Input
A0-A7	Side A 3-State Inputs or 3-State Outputs
B0-B7	Side B 3-State Inputs or 3-State Outputs




Figure 2. Logic Diagram

INP	UTS	OPERATING MODE			
ŌĒ	T/R	Non-Inverting			
L	L	B Data to A Bus			
L	Н	A Data to B Bus			
Н	X	Z			

H = High Voltage Level; L = Low Voltage Level; Z = High Impedance State; X = High or Low Voltage Level and Transitions are Acceptable; for I<sub>CC</sub> reasons, Do Not Float Inputs

## **MAXIMUM RATINGS**

Symbol	Parameter		Value	Condition	Unit
V <sub>CCA</sub> , V <sub>CCB</sub>	DC Supply Voltage		-0.5 to +7.0		V
VI	DC Input Voltage	ŌĒ, T/R	-0.5 to V <sub>CCA</sub> +0.5		V
V <sub>I/O</sub>	DC Input/Output Voltage	An	-0.5 to V <sub>CCA</sub> +0.5		V
		Bn	-0.5 to V <sub>CCB</sub> +0.5		V
I <sub>IK</sub>	DC Input Diode Current	OE, T/R	±20	V <sub>I</sub> < GND	mA
I <sub>OK</sub>	DC Output Diode Current		±50	$V_O < GND; V_O > V_{CC}$	mA
I <sub>O</sub>	DC Output Source/Sink Current		±50		mA
I <sub>CC</sub> , I <sub>GND</sub>	DC Supply Current	Per Output Pin Maximum Current	±50 ±200		mA
T <sub>STG</sub>	Storage Temperature Range		−65 to +150		°C
	DC Latchup Source/Sink Current		±300		mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter			Max	Unit
V <sub>CCA</sub> , V <sub>CCB</sub>	Supply Voltage (V <sub>CCA</sub> ≤ V <sub>CCB</sub> )	V <sub>CCA</sub> V <sub>CCB</sub>	2.3 3.0	3.6 5.5	V
VI	Input Voltage	ŌĒ, T/R	0	V <sub>CCA</sub>	V
V <sub>I/O</sub>	Input/Output Voltage	An Bn	0	V <sub>CCA</sub> V <sub>CCB</sub>	V
T <sub>A</sub>	Operating Free-Air Temperature		-40	+85	°C
Δt/ΔV	Minimum Input Edge Rate V <sub>IN</sub> from 30% to 70% of V <sub>CC</sub> ; V <sub>CC</sub> at 3.0 V, 4	4.5 V, 5.5 V	0	8	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS

						T <sub>A</sub> =	25°C	T <sub>A</sub> = -40 to +85°C	
Symbol	Parameter		Condition	V <sub>CCA</sub>	V <sub>CCB</sub>	Тур	Gı	uaranteed Limits	Unit
V <sub>IHA</sub>	Minimum HIGH Level Input Voltage	An OE T/R	V <sub>OUT</sub> ≤ 0.1 V	2.3 3.0 3.6	3.0 3.6 5.5		2.0 2.0 2.0	2.0 2.0 2.0	V
V <sub>IHB</sub>		Bn	or ≥ V <sub>CC</sub> – 0.1 V	2.3 3.0 3.6	3.0 3.6 5.5		2.00 2.00 3.85	2.00 2.00 3.85	V
V <sub>ILA</sub>	Maximum LOW Level Input Voltage	An OE T/R	V <sub>OUT</sub> ≤ 0.1 V	2.3 3.0 3.6	3.0 3.6 5.5		0.8 0.8 0.8	0.8 0.8 0.8	V
V <sub>ILB</sub>		Bn	or ≥ V <sub>CC</sub> – 0.1 V	2.3 3.0 3.6	3.0 3.6 5.5		0.80 0.80 1.65	0.80 0.80 1.65	V
V <sub>OHA</sub>	Minimum HIGH Level Output Voltage		$I_{OUT} = -100 \mu A$ $I_{OH} = -12 mA$ $I_{OH} = -24 mA$ $I_{OH} = -12 mA$ $I_{OH} = -24 mA$	3.0 3.0 3.0 2.3 2.3	3.0 3.0 3.0 3.0 4.5	2.99 2.85 2.65 2.50 2.30	2.90 2.56 2.35 2.30 2.10	2.90 2.46 2.25 2.20 2.00	V
V <sub>OHB</sub>			$I_{OUT} = -100 \mu A$ $I_{OH} = -12 mA$ $I_{OH} = -24 mA$ $I_{OH} = -24 mA$	3.0 3.0 3.0 3.0	3.0 3.0 3.0 4.5	2.99 2.85 2.65 4.25	2.90 2.56 2.35 3.86	2.90 2.46 2.25 3.76	V

## DC ELECTRICAL CHARACTERISTICS

						T <sub>A</sub> =	25°C	T <sub>A</sub> = -40 to +85°C	
Symbol	Parameter		Condition	V <sub>CCA</sub>	V <sub>CCB</sub>	Тур	Gı	uaranteed Limits	Unit
V <sub>OLA</sub>	Maximum LOW Level Output Voltage		$\begin{split} I_{OUT} &= 100 \ \mu\text{A} \\ I_{OL} &= 24 \ \text{mA} \\ I_{OL} &= 12 \ \text{mA} \\ I_{OL} &= 24 \ \text{mA} \end{split}$	3.0 3.0 2.7 2.7	3.0 3.0 3.0 4.5	0.002 0.21 0.11 0.22	0.10 0.36 0.36 0.42	0.10 0.44 0.44 0.50	V
V <sub>OLB</sub>			I <sub>OUT</sub> = 100 μA I <sub>OL</sub> = 24 mA I <sub>OL</sub> = 24 mA	3.0 3.0 3.0	3.0 3.0 4.5	0.002 0.21 0.18	0.10 0.36 0.36	0.10 0.44 0.44	V
I <sub>IN</sub>	Max Input Leakage Current	ŌE, T/R	V <sub>I</sub> = V <sub>CCA</sub> , GND	3.6 3.6	3.6 5.5		±0.1 ±0.1	±1.0 ±1.0	μΑ
I <sub>OZA</sub>	Max 3-State Output Leakage	An	$\begin{aligned} & \underbrace{V_{I} = V_{IH},  V_{IL}} \\ & \overline{OE} = V_{CCA} \\ & V_{O} = V_{CCA},  GND \end{aligned}$	3.6 3.6	3.6 5.5		±0.5 ±0.5	±5.0 ±5.0	μΑ
I <sub>OZB</sub>	Max 3-State Output Leakage	Bn	$\begin{aligned} &V_{I} = V_{IH},  V_{IL} \\ &\overline{OE} = V_{CCA} \\ &V_{O} = V_{CCB},  GND \end{aligned}$	3.6 3.6	3.6 5.5		±0.5 ±0.5	±5.0 ±5.0	μΑ
$\Delta I_{CC}$	Maximum I <sub>CC</sub> /Input	Bn	$V_I = V_{CCB} - 2.1 \text{ V}$	3.6	5.5	1.0	1.35	1.5	mA
		All In- puts	V <sub>I</sub> = V <sub>CC</sub> -0.6 V	3.6	3.6		0.35	0.5	mA
I <sub>CCA1</sub>	Quiescent V <sub>CCA</sub> Supply Current as B Port Floats		$\begin{aligned} &\text{An = V}_{\text{CCA}} \text{ or GND} \\ &\text{Bn = Open,} \\ &\overline{\text{OE}} = \text{V}_{\text{CCA}}, \\ &\overline{\text{T/R}} = \text{V}_{\text{CCA}}, \\ &\text{V}_{\text{CCB}} = \text{Open} \end{aligned}$	3.6	Open		5	50	μΑ
I <sub>CCA2</sub>	Quiescent V <sub>CCA</sub> Supply Current		$\begin{array}{c} \text{An = V}_{\text{CCA}} \text{ or GND} \\ \text{Bn = V}_{\text{CCB}} \text{ or} \\ \text{GND, } \overline{\text{OE}} = \text{GND,} \\ \overline{\text{T/R}} = \text{GND} \end{array}$	3.6 3.6	3.6 5.5		5 5	50 50	μΑ
I <sub>CCB</sub>	Quiescent V <sub>CCB</sub> Supply Current		$\begin{aligned} &\text{An = V}_{\text{CCA}} \text{ or GND} \\ &\text{Bn = V}_{\text{CCB}} \text{ or} \\ &\text{GND, } \overline{\text{OE}} = \text{GND,} \\ &\text{T/R} = \text{V}_{\text{CCA}} \end{aligned}$	3.6 3.6	3.6 5.5		5 8	50 80	μА
V <sub>OLPA</sub>	Quiet Output Max Dy- namic V <sub>OL</sub>		Notes 1, 2	3.3 3.3	3.3 5.0		0.8 0.8		V
$V_{OLPB}$			Notes 1, 2	3.3 3.3	3.3 5.0		0.8 1.5		V
$V_{OLVA}$	Quiet Output Min Dy- namic V <sub>OL</sub>		Notes 1, 2	3.3 3.3	3.3 5.0		-0.8 -0.8		V
V <sub>OLVB</sub>			Notes 1, 2	3.3 3.3	3.3 5.0		-0.8 -1.2		V
V <sub>IHDA</sub>	Min HIGH Level Dy- namic Input Voltage		Notes 1, 3	3.3 3.3	3.3 5.0		2.0 2.0		V
V <sub>IHDB</sub>			Notes 1, 3	3.3 3.3	3.3 5.0		2.0 3.5		V
V <sub>ILDA</sub>	Max LOW Level Dy- namic Input Voltage		Notes 1, 3	3.3 3.3	3.3 5.0		0.8 0.8		V
$V_{ILDB}$			Notes 1, 3	3.3 3.3	3.3 5.0		0.8 1.5		V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product

performance may not be indicated by the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. Worst case package.

2. Max number of outputs defined as (n). Data inputs are driven 0 V to V<sub>CC</sub> level; one output at GND.

3. Max number of data inputs (n) switching. (n–1) inputs switching 0 V to V<sub>CC</sub> level. Input under test switching: V<sub>CC</sub> level to threshold (V<sub>ILD</sub>), 0 V to threshold (V<sub>ILD</sub>), f = 1 MHz.

## **AC ELECTRICAL CHARACTERISTICS**

			T <sub>A</sub> :	= -40 to +85	5°C; C <sub>L</sub> = 50	) pF		
			<sub>CCA</sub> = 2.7-3.0 <sub>CCB</sub> = 4.5-5.0		V <sub>CCA</sub> = 2.7-3.6 V V <sub>CCB</sub> = 3.0-3.6 V			
Symbol	Parameter	Min	Typ (Note 4)	Max	Min	Typ (Note 5)	Max	Unit
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation Delay A to B	1.0 1.0	4.8 3.9	8.5 7.0	1.0 1.0	5.5 5.2	9.0 8.5	ns
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation Delay B to A	1.0 1.0	3.8 4.3	7.0 8.0	1.0 1.0	4.4 5.1	7.5 8.0	ns
t <sub>PZL</sub> t <sub>PZH</sub>	Output Enable Time $\overline{OE}$ to B	1.0 1.0	4.7 4.8	8.5 9.0	1.0 1.0	6.0 6.1	9.5 10.0	ns
t <sub>PZL</sub> t <sub>PZH</sub>	Output Enable Time OE to A	1.0 1.0	5.9 5.4	10.0 9.5	1.0 1.0	6.4 5.8	10.5 9.5	ns
t <sub>PHZ</sub>	Output Disable Time OE to B	1.0 1.0	4.0 3.8	8.5 8.0	1.0 1.0	6.3 4.5	10.0 8.5	ns
t <sub>PHZ</sub>	Output Disable Time OE to A	1.0 1.0	4.6 3.1	10.0 7.0	1.0 1.0	5.2 3.4	10.0 7.0	ns
t <sub>OSHL</sub> t <sub>OSLH</sub>	Output to Output Skew, Data to Output (Note 6)		1.0	1.5		1.0	1.5	ns

## **CAPACITIVE CHARACTERISTICS**

Symbol	Parameter		Condition	Typical	Unit
C <sub>IN</sub>	Input Capacitance		V <sub>CCA</sub> = 3.3 V; V <sub>CCB</sub> = 5.0 V	4.5	pF
C <sub>I/O</sub>	Input/Output Capacitance		V <sub>CCA</sub> = 3.3 V; V <sub>CCB</sub> = 5.0 V	10	pF
C <sub>PD</sub>	Power Dissipation Capacitance (Measured at 10 MHz)	A→B B→A	V <sub>CCB</sub> = 5.0 V V <sub>CCA</sub> = 3.3 V	50 40	pF

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74LVXC3245DWRG	SOIC-24 (Pb-Free)	1000 Tape & Reel
MC74LVXC3245DTG	TSSOP-24* (Pb-Free)	62 Units / Rail
MC74LVXC3245DTRG	TSSOP-24* (Pb-Free)	2500 Tape & Reel
MC74LVXC3245DTR2G	TSSOP-24* (Pb-Free)	2500 Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Typical values at V<sub>CCA</sub> = 3.3 V, V<sub>CCB</sub> = 5.0 V at 25°C.
 Typical values at V<sub>CCA</sub> = 3.3 V, V<sub>CCB</sub> = 3.3 V at 25°C.
 Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>); parameter guaranteed by design.

<sup>\*</sup>This package is inherently Pb-Free.





Figure 3. Block Diagram

## Configurable I/O Application for PCMCIA Cards

The 74LVXC3245 is a dual–supply device well suited for PCMCIA configurable I/O applications. The LVXC3245 consumes less than 1mW of quiescent power in all modes of operation, making it ideal for low power notebook designs. The LVXC3245 meets all PCMCIA I/O voltage requirements at 5.0 V and 3.3 V operation. By tying the  $V_{CCB}$  pin to the card voltage supply, the PCMCIA card will always have


rail-to-rail output swings, maximizing the reliability of the interface.

The  $V_{CCA}$  pin must always be tied to a 3.3 V power supply. This voltage connection provides internal references needed to account for variations in  $V_{CCB}$ . When connected as in the figure above, the LVXC3245 meets all the voltage and current requirements of the ISA bus standard (IEEE P996).



#### **WAVEFORM 1 - PROPAGATION DELAYS**


 $t_R$  =  $t_F$  = 2.5 ns, 10% to 90%; f = 1 MHz;  $t_W$  = 500 ns



## **WAVEFORM 2 - OUTPUT ENABLE AND DISABLE TIMES**

 $t_R = t_F = 2.5 \text{ ns}, 10\% \text{ to } 90\%; f = 1 \text{ MHz}; t_W = 500 \text{ ns}$ 

Figure 4. AC Waveforms



TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub> , t <sub>PZH</sub> , t <sub>PHZ</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	2xV <sub>CC</sub>

 $C_L$  = 50 pF or equivalent (Includes jig and probe capacitance)


 $R_L = R_1 = 500 \ \Omega$  or equivalent  $R_T = Z_{OUT}$  of pulse generator (typically 50  $\Omega$ )

Figure 5. Test Circuit

Α1

NOTE 5





C SEATING PLANE

**DATE 03 JUL 2012** 

#### NOTES:

DFTAIL A

**END VIEW** 


NOTE 3

- DIMENSIONING AND TOLERANCING PER ASME
- Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS. DIMENSIONS b AND c APPLY TO THE FLAT SEC-TION OF THE LEAD AND ARE MEASURED BE-TWEEN 0.10 AND 0.25 FROM THE LEAD TIP. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD
- FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS. SHALL NOT EXCEED 0.15 mm PER SIDE. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE. DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H.
- A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

	MILLIMETERS				
DIM	MIN	MAX			
Α	2.35	2.65			
A1	0.13	0.29			
b	0.35	0.49			
С	0.23	0.32			
D	15.25	15.54			
Е	10.30	10.30 BSC			
E1	7.40	7.60			
е	1.27 BSC				
h	0.25	0.75			
L	0.41	0.90			
М	0 °	8 °			

#### RECOMMENDED **SOLDERING FOOTPRINT\***

SIDE VIEW



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### GENERIC **MARKING DIAGRAM\***



XXXXX = Specific Device Code = Assembly Location

WL = Wafer Lot = Year YY WW = Work Week G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.


DOCUMENT NUMBER:	98ASB42344B	Electronic versions are uncontrolled except when accessed directly from the Document Report Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-24 WB		PAGE 1 OF 1		


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.




#### TSSOP24 7.8x4.4, 0.65P CASE 948H **ISSUE B**

**DATE 21 JUN 2012** 





#### **RECOMMENDED SOLDERING FOOTPRINT**




#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION.

  DAMBAR PROTRUSION SHALL BE 0.08 MAX AT MMC. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT.
- DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSION D IS DETERMINED AT DATUM PLANE H.
- DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE. DIMENSION E1 IS DETERMINED AT DATUM PLANE H.
- DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
  A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEAT-ING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

	MILLIMETERS		
DIM	MIN	MAX	
Α		1.20	
A1	0.05	0.15	
b	0.19	0.30	
C	0.09	0.20	
D	7.70	7.90	
Е	6.40 BSC		
E1	4.30	4.50	
е	0.65 BSC		
L	0.50	0.75	
L2	0.25 BSC		
M	0°	8°	

#### **GENERIC** MARKING DIAGRAM\*



= Specific Device Code = Assembly Location

= Wafer Lot L Υ = Year W = Work Week G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking.

DOCUMENT NUMBER:	98ASH70248A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TSSOP24 7.8X4.4, 0.65P		PAGE 1 OF 1

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales