

Precision Switchmode Pulse Width Modulation Control Circuit

TL594

The TL594 is a fixed frequency, pulse width modulation control circuit designed primarily for Switchmode power supply control.

Features

- Complete Pulse Width Modulation Control Circuitry
- On-Chip Oscillator with Master or Slave Operation
- On-Chip Error Amplifiers
- On-Chip 5.0 V Reference, 1.5% Accuracy
- Adjustable Deadtime Control
- Uncommitted Output Transistors Rated to 500 mA Source or Sink
- Output Control for Push-Pull or Single-Ended Operation
- Undervoltage Lockout
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant*

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{CC}	42	V
Collector Output Voltage	V _{C1} , V _{C2}	42	V
Collector Output Current (Each Transistor) (Note 1)	I _{C1} , I _{C2}	500	mA
Amplifier Input Voltage Range	V _{IR}	-0.3 to +42	V
Power Dissipation @ T _A ≤ 45°C	P _D	1000	mW
Thermal Resistance Junction-to-Ambient (PDIP) Junction-to-Air (TSSOP) Junction-to-Ambient (SOIC)	$R_{ hetaJA}$	80 140 135	°C/W
Operating Junction Temperature	TJ	125	°C
Storage Temperature Range	T _{stg}	-55 to +125	°C
Operating Ambient Temperature Range TL594CD, CN, CDTB	T _A	-40 to 85	°C
Derating Ambient Temperature	T _A	45	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Maximum thermal limits must be observed.

MARKING DIAGRAMS



SOIC-16 D SUFFIX CASE 751B








A = Assembly Location

WL, L = Wafer Lot Y = Year WW, W = Work Week

G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.

1

^{*}For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

TL594

RECOMMENDED OPERATING CONDITIONS

Characteristics	Symbol	Min	Тур	Max	Unit
Power Supply Voltage	V _{CC}	7.0	15	40	V
Collector Output Voltage	V_{C1}, V_{C2}	-	30	40	V
Collector Output Current (Each transistor)	I _{C1} , I _{C2}	-	-	200	mA
Amplified Input Voltage	V _{in}	0.3	-	V _{CC} - 2.0	V
Current Into Feedback Terminal	I _{fb}	-	-	0.3	mA
Reference Output Current	I _{ref}	-	-	10	mA
Timing Resistor	R _T	1.8	30	500	kΩ
Timing Capacitor	C _T	0.0047	0.001	10	μF
Oscillator Frequency	f _{osc}	1.0	40	300	kHz
PWM Input Voltage (Pins 3, 4, 13)	-	0.3	-	5.3	V

ELECTRICAL CHARACTERISTICS (V_{CC} = 15 V, C_T = 0.01 μ F, R_T = 12 $k\Omega$, unless otherwise noted.) For typical values T_A = 25°C, for min/max values T_A is the operating ambient temperature range that applies, unless otherwise noted.

Characteristics	Symbol	Min	Тур	Max	Unit
REFERENCE SECTION	•	•		•	•
Reference Voltage $(I_O = 1.0 \text{ mA}, T_A = 25^{\circ}\text{C})$ $(I_O = 1.0 \text{ mA})$	V _{ref}	4.925 4.9	5.0 -	5.075 5.1	V
Line Regulation (V _{CC} = 7.0 V to 40 V)	Reg _{line}	_	2.0	25	mV
Load Regulation (I _O = 1.0 mA to 10 mA)	Reg _{load}	-	2.0	15	mV
Short Circuit Output Current (V _{ref} = 0 V)	I _{SC}	15	40	75	mA
OUTPUT SECTION					
Collector Off–State Current (V _{CC} = 40 V, V _{CE} = 40 V)	I _{C(off)}	-	2.0	100	μΑ
Emitter Off-State Current (V _{CC} = 40 V, V _C = 40 V, V _E = 0 V)	I _{E(off)}	-	-	-100	μΑ
Collector–Emitter Saturation Voltage (Note 1) Common–Emitter ($V_E = 0 \text{ V}, I_C = 200 \text{ mA}$) Emitter–Follower ($V_C = 15 \text{ V}, I_E = -200 \text{ mA}$)	V _{SAT(C)} V _{SAT(E)}	- -	1.1 1.5	1.3 2.5	V
Output Control Pin Current Low State ($V_{OC} \le 0.4 \text{ V}$) High State ($V_{OC} = V_{ref}$)	I _{OCL} I _{OCH}	- -	0.1 2.0	_ 20	μΑ
Output Voltage Rise Time Common–Emitter (See Figure 13) Emitter–Follower (See Figure 14)	t _r	- -	100 100	200 200	ns
Output Voltage Fall Time Common–Emitter (See Figure 13) Emitter–Follower (See Figure 14)	t _f	- -	40 40	100 100	ns
ERROR AMPLIFIER SECTION	1			•	
Input Offset Voltage (V _{O (Pin 3)} = 2.5 V)	V _{IO}	-	2.0	10	mV
Input Offset Current (V _{O (Pin 3)} = 2.5 V)	I _{IO}	-	5.0	250	nA
Input Bias Current (V _{O (Pin 3)} = 2.5 V)	I _{IB}	-	-0.1	-1.0	μΑ
Input Common Mode Voltage Range (V _{CC} = 40 V, T _A = 25°C)	V _{ICR}	(to V _{CC} -2.0)	V
Inverting Input Voltage Range	V _{IR(INV)}	-(0.3 to V _{CC} -2	2.0	V
Open Loop Voltage Gain (ΔV_{O} = 3.0 V, V_{O} = 0.5 V to 3.5 V, R_{L} = 2.0 k Ω)	A _{VOL}	70	95	-	dB
Unity–Gain Crossover Frequency (V_{O} = 0.5 V to 3.5 V, R_{L} = 2.0 k Ω)	f _C	-	700	-	kHz
Phase Margin at Unity–Gain (V_0 = 0.5 V to 3.5 V, R_L = 2.0 k Ω)	φm	-	65	-	deg.
Common Mode Rejection Ratio (V _{CC} = 40 V)	CMRR	65	90	_	dB
Power Supply Rejection Ratio (ΔV_{CC} = 33 V, V_{O} = 2.5 V, R_{L} = 2.0 k Ω)	PSRR	-	100	-	dB
Output Sink Current (V _{O (Pin 3)} = 0.7 V)	I _O -	0.3	0.7	-	mA
Output Source Current (V _{O (Pin 3)} = 3.5 V)	l _O +	-2.0	-4.0	-	mA


^{1.} Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient temperature as possible.

TL594

ELECTRICAL CHARACTERISTICS (V_{CC} = 15 V, C_T = 0.01 μF, R_T = 12 kΩ, unless otherwise noted.) For typical values T_A = 25°C, for min/max values T_A is the operating ambient temperature range that applies, unless otherwise noted.

Characteristics	Symbol	Min	Тур	Max	Unit
PWM COMPARATOR SECTION (Test Circuit Figure 11)	•		•	•	
Input Threshold Voltage (Zero Duty Cycle)	V _{TH}	-	3.6	4.5	V
Input Sink Current (V _{Pin 3} = 0.7 V)	I _I _	0.3	0.7	-	mA
DEADTIME CONTROL SECTION (Test Circuit Figure 11)					
Input Bias Current (Pin 4) (V _{Pin 4} = 0 V to 5.25 V)	I _{IB (DT)}	-	-2.0	-10	μΑ
Maximum Duty Cycle, Each Output, Push–Pull Mode ($V_{Pin~4}=0~V,~C_{T}=0.01~\mu F,~R_{T}=12~k\Omega$) ($V_{Pin~4}=0~V,~C_{T}=0.001~\mu F,~R_{T}=30~k\Omega$)	DC _{max}	45 -	48 45	50 -	%
Input Threshold Voltage (Pin 4) (Zero Duty Cycle) (Maximum Duty Cycle)	V _{TH}	_ 0	2.8	3.3	V
OSCILLATOR SECTION					
Frequency $ \begin{array}{l} (C_T=0.001~\mu\text{F},~R_T=30~k\Omega) \\ (C_T=0.01~\mu\text{F},~R_T=12~k\Omega,~T_A=25^\circ\text{C}) \\ (C_T=0.01~\mu\text{F},~R_T=12~k\Omega,~T_A=T_{low}~\text{to}~T_{high}) \end{array} $	f _{osc}	9.2 9.0	40 10 -	- 10.8 12	kHz
Standard Deviation of Frequency* (C _T = 0.001 μ F, R _T = 30 k Ω)	σf _{osc}	-	1.5	-	%
Frequency Change with Voltage (V _{CC} = 7.0 V to 40 V, T _A = 25°C)	$\Delta f_{OSC} (\Delta V)$	-	0.2	1.0	%
Frequency Change with Temperature $(\Delta T_A = T_{low} \text{ to } T_{high}, C_T = 0.01 \ \mu\text{F}, R_T = 12 \ \text{k}\Omega)$	$\Delta f_{osc} (\Delta T)$	-	4.0	-	%
UNDERVOLTAGE LOCKOUT SECTION					
Turn-On Threshold (V _{CC} Increasing, I_{ref} = 1.0 mA) T_A = 25°C T_A = T_{low} to T_{high}	V _{th}	4.0 3.5	5.2	6.0 6.5	V
Hysteresis TL594C,I TL594M	V _H	100 50	150 150	300 300	mV
TOTAL DEVICE					
Standby Supply Current (Pin 6 at V_{ref} , All other inputs and outputs open) (V_{CC} = 15 V) (V_{CC} = 40 V)	Icc		8.0 8.0	15 18	mA
Average Supply Current (V _{Pin 4} = 2.0 V, C _T = 0.01 μ F, R _T = 12 k Ω , V _{CC} = 15 V, See Figure 11)		-	11	_	mA

*Standard deviation is a measure of the statistical distribution about the mean as derived from the formula, σ $\sqrt{\frac{\sum_{i=1}^{N} (X_{n} - \overline{X})^{2}}{\frac{n-1}{N-1}}}$



This device contains 46 active transistors.

Figure 1. Representative Block Diagram




Figure 2. Timing Diagram

APPLICATIONS INFORMATION

Description

The TL594 is a fixed–frequency pulse width modulation control circuit, incorporating the primary building blocks required for the control of a switching power supply. (See Figure 1) An internal–linear sawtooth oscillator is frequency–programmable by two external components, R_T and C_T . The approximate oscillator frequency is determined by:


$$f_{osc} \approx \frac{1.1}{R_T \bullet C_T}$$

For more information refer to Figure 3.

Output pulse width modulation is accomplished by comparison of the positive sawtooth waveform across capacitor C_T to either of two control signals. The NOR gates, which drive output transistors Q1 and Q2, are enabled only when the flip-flop clock-input line is in its low state. This happens only during that portion of time when the sawtooth voltage is greater than the control signals. Therefore, an increase in control-signal amplitude causes a corresponding linear decrease of output pulse width. (Refer to the Timing Diagram shown in Figure 2.)

The control signals are external inputs that can be fed into the deadtime control, the error amplifier inputs, or the feedback input. The deadtime control comparator has an effective 120 mV input offset which limits the minimum output deadtime to approximately the first 4% of the sawtooth–cycle time. This would result in a maximum duty cycle on a given output of 96% with the output control grounded, and 48% with it connected to the reference line. Additional deadtime may be imposed on the output by setting the deadtime–control input to a fixed voltage, ranging between 0 V to 3.3 V.

The pulse width modulator comparator provides a means for the error amplifiers to adjust the output pulse width from the maximum percent on–time, established by the deadtime control input, down to zero, as the voltage at the feedback pin varies from 0.5 V to 3.5 V. Both error amplifiers have a



Functional Table

Input/Output Controls	Output Function	f _{out} =
Grounded	Single-ended PWM @ Q1 and Q2	1.0
@ V _{ref}	Push-pull Operation	0.5

When capacitor C_T is discharged, a positive pulse is generated on the output of the deadtime comparator, which clocks the pulse-steering flip-flop and inhibits the output transistors, Q1 and Q2. With the output-control connected to the reference line, the pulse-steering flip-flop directs the modulated pulses to each of the two output transistors alternately for push-pull operation. The output frequency is equal to half that of the oscillator. Output drive can also be taken from Q1 or Q2, when single-ended operation with a maximum on-time of less than 50% is required. This is desirable when the output transformer has a ringback winding with a catch diode used for snubbing. When higher output-drive currents are required for single-ended operation, Q1 and Q2 may be connected in parallel, and the output-mode pin must be tied to ground to disable the flip-flop. The output frequency will now be equal to that of the oscillator.

The TL594 has an internal 5.0 V reference capable of sourcing up to 10 mA of load current for external bias circuits. The reference has an internal accuracy of $\pm 1.5\%$ with a typical thermal drift of less than 50 mV over an operating temperature range of 0° to 70° C.




Figure 3. Oscillator Frequency versus Timing Resistance




Figure 4. Open Loop Voltage Gain and Phase versus Frequency




Figure 5. Percent Deadtime versus Oscillator Frequency




Figure 6. Percent Duty Cycle versus

Deadtime Control Voltage




Figure 7. Emitter-Follower Configuration
Output Saturation Voltage versus
Emitter Current




Figure 8. Common–Emitter Configuration
Output Saturation Voltage versus
Collector Current




Figure 9. Standby Supply Current versus Supply Voltage




Figure 10. Undervoltage Lockout Thresholds versus Reference Load Current




Figure 11. Error-Amplifier Characteristics




Figure 13. Common–Emitter Configuration
Test Circuit and Waveform




Figure 12. Deadtime and Feedback Control Circuit




Figure 14. Emitter–Follower Configuration Test Circuit and Waveform




Figure 15. Error-Amplifier Sensing Techniques




Figure 16. Deadtime Control Circuit




Figure 17. Soft-Start Circuit




Figure 18. Output Connections for Single-Ended and Push-Pull Configurations




Figure 19. Slaving Two or More Control Circuits




Figure 20. Operation with $V_{in} > 40 \text{ V}$ Using External Zener




Figure 21. Pulse Width Modulated Push-Pull Converter

Test	Conditions	Results	14 25 mH @ 02 A
Line Regulation	V _{in} = 10 V to 40 V	14 mV 0.28%	L1 - 3.5 mH @ 0.3 A T1 - Primary: 20T C.T. #28 AWG
Load Regulation	V_{in} = 28 V, I_{O} = 1.0 mA to 1.0 A	3.0 mV 0.06%	Secondary: 12OT C.T. #36 AWG Core: Ferroxcube 1408P-L00-3CB
Output Ripple	V _{in} = 28 V, I _O = 1.0 A	65 mVpp P.A.R.D.	
Short Circuit Current	V_{in} = 28 V, R_L = 0.1 Ω	1.6 A	
Efficiency	V _{in} = 28 V, I _O = 1.0 A	71%	




Figure 22. Pulse Width Modulated Step-Down Converter

Test	Conditions Results	
Line Regulation	V _{in} = 8.0 V to 40 V	3.0 mV 0.01%
Load Regulation	V_{in} = 12.6 V, I_{O} = 0.2 mA to 200 mA	5.0 mV 0.02%
Output Ripple	V _{in} = 12.6 V, I _O = 200 mA	40 mVpp P.A.R.D.
Short Circuit Current	V_{in} = 12.6 V, R_L = 0.1 Ω	250 mA
Efficiency	V _{in} = 12.6 V, I _O = 200 mA	72%

ORDERING INFORMATION

Device	Operating Temperature Range	Package	Shipping [†]
TL594CDR2G	−40 to 85°C	SOIC-16 (Pb-Free)	2500 Tape & Reel
TL594CDTBR2G	−40 to 85°C	TSSOP-16*	2500 Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. *This package is inherently Pb–Free.







SOIC-16 9.90x3.90x1.50 1.27P CASE 751B ISSUE L


DATE 29 MAY 2024

NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE 6 DIMENSION AT MAXIMUM MATERIAL CONDITION.







MILLIMETERS							
DIM	MIN	NOM	MAX				
А	1.35	1.55	1.75				
A1	0.00	0.05	0.10				
A2	1.35	1.50	1.65				
b	0.35	0.42	0.49				
С	0.19	0.22	0.25				
D		9.90 BSC					
E	6.00 BSC						
E1	3.90 BSC						
е		1.27 BSC					
h	0.25		0.50				
L	0.40	0.83	1.25				
L1		1.05 REF					
Θ	0.		7°				
TOLERAN	CE OF FC	RM AND	POSITION				
aaa	0.10						
bbb	0.20						
ссс		0.10					
ddd		0.25					
eee		0.10					



RECOMMENDED MOUNTING FOOTPRINT

*FOR ADDITIONAL INFORMATION ON OUR
PB-FREE STRATEGY AND SOLDERING DETAILS,
PLEASE DOWNLOAD THE onsemi SOLDERING
AND MOUNTING TECHNIQUES REFERENCE
MANUAL, SOLDERRM/D

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Reprinted versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-16 9.90X3.90X1.50 1	.27P	PAGE 1 OF 2


onsemi and ONSemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.



SOIC-16 9.90x3.90x1.50 1.27P CASE 751B ISSUE L

DATE 29 MAY 2024

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code

A = Assembly Location

WL = Wafer Lot
 Y = Year
 WW = Work Week
 G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

077/15/		077/15.0		071/15 0		T	
STYLE 1: PIN 1.	COLLECTOR	STYLE 2:	CATHODE	STYLE 3: PIN 1.		TYLE 4: PIN 1.	COLLECTOR DVF #1
PIN 1. 2.		PIN 1. 2.		PIN 1. 2.	COLLECTOR, DYE #1 BASE, #1	2.	
2. 3.	EMITTER	2. 3.	NO CONNECTION				
				3.		3.	
4.	NO CONNECTION	4.		4.		4.	
5.	EMITTER	5.		5.		5.	
6.	BASE	6.		6.		6.	
7.		7.			EMITTER, #2		COLLECTOR, #4
8.		8.		8.			COLLECTOR, #4
9.		9.			COLLECTOR, #3		BASE, #4
10.			ANODE		BASE, #3		EMITTER, #4
	NO CONNECTION	11.			EMITTER, #3		BASE, #3
	EMITTER		CATHODE		COLLECTOR, #3		EMITTER, #3
	BASE		CATHODE		COLLECTOR, #4		BASE, #2
	COLLECTOR	14.			BASE, #4		EMITTER, #2
15.			ANODE		EMITTER, #4		BASE, #1
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1
STYLE 5:		STYLE 6:		STYLE 7:			
STYLE 5: PIN 1.	DRAIN, DYE #1	STYLE 6: PIN 1.	CATHODE	STYLE 7: PIN 1.	SOURCE N-CH		
	DRAIN, DYE #1 DRAIN, #1			PIN 1.	SOURCE N-CH COMMON DRAIN (OUTPUT)		
PIN 1.	,	PIN 1.	CATHODE	PIN 1.	COMMON DRAIN (OUTPUT)		
PIN 1. 2.	DRAIN, #1	PIN 1. 2.	CATHODE CATHODE	PIN 1. 2.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
PIN 1. 2. 3.	DRAIN, #1 DRAIN, #2	PIN 1. 2. 3.	CATHODE CATHODE	PIN 1. 2. 3.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
PIN 1. 2. 3. 4.	DRAIN, #1 DRAIN, #2 DRAIN, #2	PIN 1. 2. 3. 4.	CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT)		
PIN 1. 2. 3. 4. 5.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3	PIN 1. 2. 3. 4. 5.	CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
PIN 1. 2. 3. 4. 5.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4	PIN 1. 2. 3. 4. 5.	CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
PIN 1. 2. 3. 4. 5. 6. 7.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3	PIN 1. 2. 3. 4. 5. 6.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5. 6.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH		
PIN 1. 2. 3. 4. 5. 6. 7.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4	PIN 1. 2. 3. 4. 5. 6. 7.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 SOURCE, #4	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT)		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 SOURCE, #4	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GOMMON DRAIN (OUTPUT) GATE N-CH		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2 SOURCE, #2 SOURCE, #2	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) CATE N-CH COMMON DRAIN (OUTPUT)		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT)		

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-16 9.90X3.90X1.50 1	.27P	PAGE 2 OF 2

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

2X L/2


L

☐ 0.15 (0.006)

PIN 1 IDENT.

υ®





DATE 19 OCT 2006

NOTES

Κ

SECTION N-N

0.25 (0.010)

J1

В

-U-


- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT
- EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE
 INTERLEAD FLASH OR PROTRUSION.
- INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION SHALL
 NOT EXCEED 0.25 (0.010) PER SIDE.
 DIMENSION K DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABILE DAMBAR
 PROTRUSION SHALL BE 0.08 (0.003) TOTAL
 IN EXCESS OF THE K DIMENSION AT
 MAXIMUM MATERIAL CONDITION.
 TERMINIAL NILMBERS ADE SUCIUMI ECIP.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
Н	0.18	0.28	0.007	0.011
7	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
М	00	00	00	0 0

DETAIL E -W-☐ 0.10 (0.004) **DETAIL E** SEATING PLANE D

RECOMMENDED SOLDERING FOOTPRINT*

-V-



^{*}For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



= Specific Device Code XXXX Α = Assembly Location

= Wafer Lot L = Year W = Work Week G or • = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASH70247A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales