# MP Controller For High Performance Process Power Supplies 

## FEATURES

- Runs on 3.3- or 5-V Supplies
- Adjustable, High Precision Output Voltage

\author{

- High Frequency Operation (>1 MHz) - Full Set of Protection Circuitry <br> - High Efficiency Synchronous <br> - 2000-V ESD Rating (Si9140CQ/DQ)
}


## DESCRIPTION

Siliconix' Si9140 Buck converter IC is a high-performance, surface-mount switchmode controller made to power the new generation of low-voltage, high-performance microprocessors. The Si9140 has an input voltage range of 3 to 6.5 V to simplify power supply designs in desktop PCs. Its high-frequency switching capability and wide bandwidth feedback loop provide tight, absolute static and transient load regulation. Circuits using the Si9140 can be implemented with low-profile, inexpensive inductors, and will dramatically minimize power supply output and processor decoupling capacitance. The Si9140 is designed to meet the stringent regulation requirements of new and future high-frequency microprocessors, while improving the overall efficiency in new "green" systems.

Today's state-of-the-art microprocessors run at frequencies over 100 MHz . Processor clock speeds are going up and so are current requirements, but operating voltages are going
down. These simultaneous changes have made dedicated, high-frequency, point-of-use buck converters an essential part of any system design. These point-of-use converters must operate at higher frequencies and provide wider feedback bandwidths than existing converters, which typically operate at less than 250 kHz and have feedback bandwidths of less than 50 kHz . The Si9140's 100-kHz feedback loop bandwidth ensures a minimum improvement of one-half the required output/decoupling capacitance, resulting in a tremendous reduction in board size and cost of implementation.

With the microprocessing power of any PC representing an investment of hundreds of dollars, designers need to ensure that the reliable operation of the processor will not be affected by the power supply. The Si9140 provides this assurance. A demo board, the Si9140DB, is available.

Si9140CQ-T1 and Si9140DQ-T1 are available in lead free.

## APPLICATION CIRCUIT



## Vishay Siliconix

## ABSOLUTE MAXIMUM RATINGS

Voltages Referenced to GND.

| $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{S}}$ | 8 V |
| :---: | :---: |
| $\mathrm{P}_{\text {GND }}$ | $\pm 0.3 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{S}}$ | -0.3 V |
| Linear Inputs | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Logic Inputs | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Peak Output Drive Current | 350 mA |
| Storage Temperature | -65 to $150^{\circ} \mathrm{C}$ |
| Operating Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Power Dissipation (Package)a |  |
| 16-Pin SOIC (Y Suffix) ${ }^{\text {lb }}$ | 900 mW |
| 16-Pin TSSOP (Q Suffix) ${ }^{\text {c }}$ | 925 mW |


| Thermal Impedance ( $\Theta_{\mathrm{JA}}$ ) |  |
| :---: | :---: |
| 16-Pin SOIC (Y Suffix) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 140 ${ }^{\circ} \mathrm{C}$ / W |  |
| 16-Pin TSSOP (Q Suffix) | $135^{\circ} \mathrm{C} / \mathrm{W}$ |
| Operating Temperature |  |
| C Suffix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{0}$ to $70^{\circ} \mathrm{C}$ |  |
| D Suffix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-40^{\circ}$ to $85^{\circ} \mathrm{C}$ |  |
| Notes |  |
| a. Device mounted with a | board. |
| b. Derate $7.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ abo |  |
| c. Derate $7.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ abo |  |

* . Exposure to Absolute Maximum rating conditions for extended periods may affect device reliability. Stresses above Absolute Maximum rating may cause permanent damage. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum rating should be applied at any one time


## RECOMMENDED OPERATING RANGE

Voltages Referenced to GND.

| $V_{\text {DD }}$ | 3 V to 6.5 V | $\mathrm{Cosc}^{\text {O }}$ | 47 pF to 200 pF |
| :---: | :---: | :---: | :---: |
| $V_{S}$ | . 3 V to 6.5 V | Linear Inputs | $\ldots .0$ to $V_{D D}$ |
| fosc | 20 kHz to 2 MHz | Digital Inputs | . 0 to $V_{D D}$ |
| Rosc | $5 \mathrm{k} \Omega$ to $250 \mathrm{k} \Omega$ | $V_{\text {REF }}$ Load Resistance | $>150 \mathrm{k} \Omega$ |


| SPECIFICATIONS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Test Conditions Unless Otherwise Specified ${ }^{\text {a }}$$\begin{gathered} 3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 6.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{S}} \\ G N D=\mathrm{P}_{\mathrm{GND}} \end{gathered}$ | Limits <br> C Suffix 0 to $70^{\circ} \mathrm{C}$ <br> D Suffix -40 to $85^{\circ} \mathrm{C}$ |  |  | Unit |
|  |  |  | Min ${ }^{\text {b }}$ | Typ | Max ${ }^{\text {b }}$ |  |
| Reference |  |  |  |  |  |  |
| Output Voltage | $V_{\text {REF }}$ | $I_{\text {REF }}=-10 \mu \mathrm{~A}$ | 1.455 |  | 1.545 | v |
|  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 1.477 | 1.50 | 1.523 |  |
| Oscillator |  |  |  |  |  |  |
| Maximum Frequency ${ }^{\text {c }}$ | $\mathrm{f}_{\text {MAX }}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{C}_{\text {OSC }}=47 \mathrm{pF}, \mathrm{R}_{\text {OSC }}=5.0 \mathrm{k} \Omega$ | 2.0 |  |  | MHz |
| Accuracy | $\mathrm{f}_{\text {osc }}$ | $\begin{gathered} V_{\mathrm{DD}}=5 \mathrm{~V} \\ \mathrm{C}_{\mathrm{OSC}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{OSC}}=7.50 \mathrm{k} \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{gathered}$ | 0.85 | 1.0 | 1.15 |  |
| Rosc Voltage | $\mathrm{V}_{\text {ROSC }}$ |  |  | 1.0 |  | V |
| Voltage Stability ${ }^{\text {c }}$ | $\Delta f / f$ | $4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 6 \mathrm{~V}$, Ref to $5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | -8 |  | 8 | \% |
| Temperature Stability ${ }^{\text {c }}$ |  | Referenced to $25^{\circ} \mathrm{C}$ |  | $\pm 5$ |  |  |
| Error Amplifier (Cosc = GND, OSC DISABLED) |  |  |  |  |  |  |
| Input Bias Current | $\mathrm{I}_{\text {FB }}$ | $\mathrm{V}_{\mathrm{NI}}=\mathrm{V}_{\text {REF }}, \mathrm{V}_{\mathrm{FB}}=1.0 \mathrm{~V}$ | -1.0 |  | 1.0 | $\mu \mathrm{A}$ |
| Open Loop Voltage Gain | Avol |  | 47 | 55 |  | dB |
| Offset Voltage | $\mathrm{V}_{\mathrm{OS}}$ | $\mathrm{V}_{\mathrm{Nl}}=\mathrm{V}_{\text {REF }}$ | -15 | 0 | 15 | mV |
| Unity Gain Bandwidth ${ }^{\text {c }}$ | BW |  |  | 10 |  | MHz |
| Output Current | $I_{\text {EA }}$ | Source ( $\mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V}, \mathrm{Nl}=\mathrm{V}_{\text {REF }}$ ) |  | -2.0 | -1.0 | mA |
|  |  | Sink ( $\left.\mathrm{V}_{\mathrm{FB}}=2 \mathrm{~V}, \mathrm{Nl}=\mathrm{V}_{\mathrm{REF}}\right)$ | 0.4 | 0.8 |  |  |
| Power Supply Rejection ${ }^{\text {c }}$ | $\mathrm{P}_{\text {SRR }}$ | $3 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<6.5 \mathrm{~V}$ |  | 60 |  | dB |
| UVLO $_{\text {SET }}$ Voltage Monitor |  |  |  |  |  |  |
| Under Voltage Lockout | $\mathrm{V}_{\text {UVLOHL }}$ | UVLO ${ }_{\text {SET }}$ High to Low | 0.85 | 1.0 | 1.15 | v |
|  | V UVLOLH | UVLOSET Low to High |  | 1.2 |  |  |
| Hysteresis | $\mathrm{V}_{\mathrm{HYS}}$ | $\mathrm{V}_{\text {UVLOLH }}$ - $\mathrm{V}_{\text {UVLOHL }}$ |  | 175 |  | mV |
| www.vishay.com 2 |  |  |  | Document Number: 70026 S-40699-Rev. H, 19-Apr-04 |  |  |

## SPECIFICATIONS

| Parameter | Symbol | Test Conditions Unless Otherwise Specified ${ }^{\text {a }}$$\begin{gathered} 3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 6.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{S}} \\ \mathrm{GND}=\mathrm{P}_{\mathrm{GND}} \end{gathered}$ | Limits <br> C Suffix 0 to $70^{\circ} \mathrm{C}$ <br> D Suffix -40 to $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min ${ }^{\text {b }}$ | Typ | Max ${ }^{\text {b }}$ |  |
| UVLO ${ }_{\text {SET }}$ Voltage Monitor |  |  |  |  |  |  |
| UVLO Input Current | IUVLO(SET) | $\mathrm{V}_{\text {UVLO }}=0$ to $\mathrm{V}_{\text {DD }}$ | -100 |  | 100 | nA |
| Output Drive ( $\mathrm{D}_{\mathrm{R}}$ and $\mathrm{D}_{\mathrm{S}}$ ) |  |  |  |  |  |  |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\text {S }}=\mathrm{V}_{\text {DD }}=5 \mathrm{~V}$, IOUT $=-10 \mathrm{~mA}$ | 4.7 | 4.8 |  | V |
| Output Low Voltage | $\mathrm{V}_{\text {OL }}$ | $\mathrm{V}_{S}=\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, $\mathrm{l}_{\text {OUT }}=10 \mathrm{~mA}$ |  | 0.2 | 0.3 |  |
| Peak Output Current | Isource | $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\text {DD }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ |  | -380 | -260 | mA |
| Peak Output Current | ISINK | $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}$ | 200 | 300 |  |  |
| Break-Before-Make | tBBM $^{\text {I }}$ | $\mathrm{V}_{\mathrm{DD}}=6.5 \mathrm{~V}$ |  | 40 |  | nS |
| Logic |  |  |  |  |  |  |
| ENABLE Turn-On Delay | $\mathrm{t}_{\text {den }}$ | ENABLE Delay to Output, EN ${ }_{L H}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  | 1.5 |  | $\mu \mathrm{s}$ |
| ENABLE Logic Low | $\mathrm{V}_{\text {ENL }}$ |  |  |  | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |
| ENABLE Logic High | $\mathrm{V}_{\text {ENH }}$ |  | 0.8 VDD |  |  |  |
| ENABLE Input Current | $\mathrm{I}_{\text {EN }}$ | ENABLE $=0$ to $\mathrm{V}_{\text {DD }}$ | -1.0 |  | 1.0 | $\mu \mathrm{A}$ |
| V GOOD Comparator (Voltage-Good Comparator) |  |  |  |  |  |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | $\mathrm{V}_{\text {IN }}$ Common Mode Voltage $=\mathrm{V}_{\text {REF, }}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | -45 | 0 | 45 | mV |
| Input Hysteresis | $\mathrm{V}_{\text {INHYS }}$ |  |  | 10 |  |  |
| Input Bias Current | IBmon | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {REF }}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | -1 | 0 | 1 | $\mu \mathrm{A}$ |
| Output Sink I | ISINK | $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}, \mathrm{~V}_{\text {DD }}=5 \mathrm{~V}$ | 6 | 9 |  | mA |
| Output Low Voltage | VoL | lout $=2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  | 350 | 500 | mV |
| Supply |  |  |  |  |  |  |
| Supply Current-Normal Mode | IDD | $\mathrm{f}_{\text {OSC }}=1 \mathrm{MHz}, \mathrm{R}$ Osc $=7.50 \mathrm{k} \Omega$ |  | 1.6 | 2.3 | mA |
| Supply Current-Standby Mode |  | ENABLE < 0.4 V |  | 250 | 330 | $\mu \mathrm{A}$ |

## Notes

a. $\quad 100 \mathrm{pF}$ includes $\mathrm{C}_{\text {STRAY }}$ on $\mathrm{C}_{\mathrm{OSC}}$.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production testing.

## TYPICAL CHARACTERISTICS ( $25^{\circ}$ C UNLESS OTHERWISE NOTED)



Vishay Siliconix

## TYPICAL CHARACTERISTICS ( $25^{\circ}$ C UNLESS OTHERWISE NOTED)



TYPICAL CHARACTERISTICS ( $25^{\circ}$ C UNLESS OTHERWISE NOTED)





## TYPICAL CHARACTERISTICS ( $25^{\circ}$ C UNLESS OTHERWISE NOTED)



## PIN CONFIGURATIONS AND ORDERING INFORMATION



| ORDERING INFORMATION-SOIC-16 |  |
| :--- | :---: |
| Part Number | Temperature Range |
| Si9140CY | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| Si9140CY-T1 |  |
| Si9140CY-T1-E3 |  |
| Si9140DY | $-40^{\circ}$ to $85^{\circ} \mathrm{C}$ |
| Si9140DY-T1 |  |
| Si9140DY-T1-E3 |  |

TSSOP-16


| ORDERING INFORMATION一TSSOP-16 |  |
| :--- | :---: |
| Part Number | Temperature Range |
| Si9140CQ | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| Si9140CQ-T1 |  |
| Si9140CQ-T1-E3 |  |
| Si9140DQ | $-40^{\circ}$ to $85^{\circ} \mathrm{C}$ |
| Si9140DQ-T1 |  |
| Si9140DQ-T1-E3 |  |

## PIN DESCRIPTION

## Pin 1: $V_{D D}$

The positive power supply for all functional blocks except output driver. A bypass capacitor of $0.1 \mu \mathrm{~F}$ (minimum) is recommended.

## Pin 2: MON

Non-inverting input of a comparator. Inverting input is tied internally to reference voltage. This comparator is typically used to monitor the output voltage and to flag the processor when the output voltage falls out of regulation.

## Pin 3: $\mathrm{V}_{\text {GOOD }}$

This is an open drain output. It will be held at ground when the voltage at MON (Pin 2) is less than the internal reference. An external pull-up resistor will pull this pin high if the MON pin (Pin 2 ) is higher than the $\mathrm{V}_{\text {REF }}$. (Refer to Pin 2 description.)

## Pin 4: COMP

This pin is the output of the error amplifier. A compensation network is connected from this pin to the FB pin to stabilize the system. This pin drives one input of the internal pulse width modulation comparator.

## Pin 5: FB

The inverting input of the error amplifier. An external resistor divider is connected to this pin to set the regulated output voltage. The compensation network is also connected to this pin.

## Pin 6: NI

The non-inverting input of the error amplifier. In normal operation it is externally connected to $\mathrm{V}_{\text {REF }}$ or an external reference.

Pin 7: $\mathrm{V}_{\text {REF }}$
This pin supplies a $1.5-\mathrm{V}$ reference.

## Pin 8: GND (Ground)

## Pin 9: ENABLE

A logic high on this pin allows normal operation. A logic low places the chip in the standby mode. In standby mode normal
operation is disabled, supply current is reduced, the oscillator stops and $D_{S}$ goes high while $D_{R}$ goes low.

## Pin 10: Rosc

A resistor connected from this pin to ground sets the oscillator's capacitor C OSC, charge and discharge current. See the oscillator section of the description of operation.

## Pin 11: Cosc

An external capacitor is connected to this pin to set the oscillator frequency.

$$
\mathrm{f}_{\mathrm{OSC}} \simeq \frac{0.75}{\mathrm{R}_{\mathrm{OSC}} \times \mathrm{C}_{\mathrm{OSC}}} \quad\left(\text { at } \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\right)
$$

## Pin 12: UVLO ${ }_{\text {SET }}$

This pin will place the chip in the standby mode if the UVLO ${ }_{\text {SET }}$ voltage drops below 1.2 V . Once the UVLO exceeds 1.2 V , the chip operates normally. There is a built-in hysteresis of 165 mV .

## Pin 13: $\mathrm{P}_{\mathrm{GND}}$

The negative return for the $\mathrm{V}_{\mathrm{S}}$ supply.

Pin 14: $\mathrm{D}_{\mathrm{S}}$

This CMOS push-pull output pin drives the external p-channel MOSFET. This pin will be high in the standby mode. A break-before-make function between $D_{S}$ and $D_{R}$ is built-in.

Pin 15: $\mathrm{D}_{\mathrm{R}}$

This CMOS push-pull output pin drives the external n-channel MOSFET. This pin will be low in the standby mode. A break-before-make function between the $D_{S}$ and $D_{R}$ is built-in.

Pin 16: $\mathrm{V}_{\mathrm{S}}$

The positive terminal of the power supply which powers the CMOS output drivers. A bypass capacitor is required.

## Vishay Siliconix

FUNCTIONAL BLOCK DIAGRAM


TIMING WAVEFORMS


## DESCRIPTION OF OPERATION

Schematics of the Si9140 dc-to-dc conversion solutions for high-performance PC microprocessors are shown in Figure 1 and 2 respectively. These solutions are geared to meet the extremely demanding transient regulation and power requirements of these new microprocessors at minimal cost
and with a minimal parts count. The two solutions are nearly identical, except for slight variations in output voltage, load transient amplitude, and specified power. Figure 3 is a schematic diagram for a 3.3-V logic converter.



FIGURE 4. 1.5-V Converter for GTL+ Bus @ 5 A

Figure 4 is a schematic diagram of a converter which produces 1.5 V for a GTL bus.

Each of these dc-to-dc converters has four major sections:

- PWM Controller-regulates the output voltage
- Switch and Synchronous Rectification MOSFETs-delivers the power to the load
- Inductor-filters and stores the energy
- Input/Output Capacitor-filters the ripple

The functions of each circuit are explained in detail below. Design equations are provided to optimize each application circuit.

## PWM Controller

There are generally two types of controllers, voltage mode or current mode. In voltage mode control, an error voltage is generated by comparing the output voltage to the reference voltage. The error voltage is then compared to an artificial ramp, and the result is the duty cycle necessary to regulate the output voltage. In current mode, an actual inductor current is used, in place of the artificial ramp, to sense the voltage across the current sense resistor.

The logic and timing sequence for voltage mode control is shown in Figure 5. The Si9140 offers voltage mode control, which is better suited for applications requiring both fast transient response and high output current.

Current mode control requires a current sense resistor to monitor the inductor current. A $10-\mathrm{m} \Omega$ sense resistor in a $10-\mathrm{A}$ design will dissipate 1 W , decreasing efficiency by $3.5 \%$. Such a design would require a $2-\mathrm{W}$ resistor to satisfy derating criteria, besides requiring additional board space. Voltage mode control is a second-order LC system and has a faster natural transient response compared to current mode control (first-order RC system). Current mode has the advantage of providing an inherently good line regulation. But the situations where line voltage is fixed, as in the point-of-use conversion for microprocessors, this feature is wasted. Current mode control also provides automatic pulse-to-pulse current limiting. This feature requires a current sense resistor as stated above. These characteristics make voltage mode control ideal for high-end microprocessor power supplies.


FIGURE 5. Voltage Mode Logic and Timing Diagram

The error amplifier of the PWM controller plays a major role in determining the output voltage, stability, and the transient response of the power supply. In the Si9140, the non-inverting input of the error amplifier is available for use with an external precision reference for tighter tolerance regulation. With a two-pair lead-lag compensation network, it is easy to create a stable $100-\mathrm{kHz}$ closed loop converter with the Si9140 error amplifier.

The Si9140 achieves the $5-\mu \mathrm{S}$ transient response by generating a $100-\mathrm{kHz}$ closed-loop bandwidth. This is possible only by switching above 400 kHz and utilizing an error amplifier with at least a $10-\mathrm{MHz}$ bandwidth. The Si9140 controller has a $25-\mathrm{MHz}$ unity gain bandwidth error amplifier. The switching frequency must be at least four times greater than the desired closed-loop bandwidth to prevent oscillation. To respond to the stimuli, the error amplifier bandwidth needs to be at least 10 times larger than the desired bandwidth.


FIGURE 6. 100-kHz BW Synchronous Buck Converter

The Si9140 solution requires only three $330-\mu \mathrm{F}$ OS-CON capacitors on the output of power supply to meet the 10-A transient requirement. Other converter solutions on the market with $20-$ to $50-\mathrm{kHz}$ closed loop bandwidths typically require two to five times the output capacitance specified above to match the Si9140's performance.

The theoretical issues and analytical steps involved in compensating a feedback network are beyond the scope of this application note. However, to ease the converter design for today's high-performance microprocessors, typical component values for the feedback network are provided in Table 1 for various combinations of output capacitance. Figure 6 shows the Bode plot (frequency domain) of the $2.9-\mathrm{V}$ converter shown schematically in Figure 1.

| TABLE 1. <br> FEEDBACK NETWORK COMPONENT VALUES |  |  |  |
| :---: | :---: | :---: | :---: |
| Total Output and Decoupling Capacitance | C4 | C5 | R5 |
| $3 \times 330 \mu \mathrm{Fa}^{2} \ldots \ldots .$. Os-con $6 \times 100 \mu \mathrm{Fb}^{\mathrm{b}} \ldots \ldots$. Tantalum $25 \times 1 \mu \mathrm{Fb}^{\mathrm{b}} \ldots . . .$. Ceramic | 5.6 pF | 180 pF | 240 k |
| $2 \times 330 \mu \mathrm{Fa}^{2} \ldots \ldots .$. Os-con $4 \times 100 \mu \mathrm{Fb}^{\mathrm{b}} \ldots \ldots$. Tantalum $25 \times 1 \mu \mathrm{Fb}^{\mathrm{b}} \ldots \ldots .$. Ceramic | 10 pF | 220 pF | 200 k |
| $3 \times 330 \mu \mathrm{Fa}^{\mathrm{a}} \ldots \ldots \ldots$ Tantalum $4 \times 100 \mu \mathrm{Fb}^{\mathrm{b}} \ldots \ldots$. Tantalum $25 \times 1 \mu \mathrm{Fb}^{\mathrm{b}} \ldots \ldots .$. Ceramic | 10 pF | 100 pF | 100 k |

a. Power supply output capacitance.
b. $\mu$ processor decoupling capacitance.

Figure 7 is the measured transient response (time domain) for the 10-A step response. The measured transient response shows the processor voltage regulating to 70 mV , well within the $0.145-\mathrm{V}$ regulation.

The Si9140's switching frequency is determined by the external $R_{\text {OSC }}$ and Cosc values, allowing designers to set the switching frequency of their choice. For applications where space is the main constraint, the switching frequency can be set as high as 2 MHz to minimize inductor and output capacitor size. In applications where efficiency is the main concern, the switching frequency can be set low to maximize battery life. The switching frequency for high-performance processors applications circuits are set for 400 kHz . The equation for switching frequency is:

$$
\mathrm{f}_{\mathrm{OSC}} \approx \frac{0.75}{\mathrm{R}_{\mathrm{OSC}} \times \mathrm{C}_{\mathrm{OSC}}} \quad\left(\text { at } \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\right)
$$

The precision reference is set at $1.5 \mathrm{~V} \pm 1.5 \%$. The reference is capable of sourcing up to 1 mA . The combination of $1.5 \%$

a) Transient Response from 0- to 10-A Step Load
reference and $3.5 \%$ transient load regulation safely complies with the $\pm 5 \%$ regulation requirement. If additional margin is desired, an external precision reference can be used in place of the internal $1.5-\mathrm{V}$ reference.

## Switching and Synchronous Rectification MOSFETs

The synchronous gate drive outputs of Si9140 PWM controller drive the high-side p-channel switch MOSFET and the low-side n-channel synchronous rectifier MOSFET. The physical difference between the non-synchronous to synchronous rectification requires an additional MOSFET across the free-wheeling diode (D1). The inductor current will reach 0 A if the peak-to-peak inductor current equals twice the output current. In synchronous rectification mode, current is allowed to flow backwards from the inductor (L1) through the synchronous MOSFET (Q3) and to the output capacitor (C2) once the current reaches 0 A. Refer to schematic on Figure 1. In non-synchronous rectification, the diode (D1) prevents the current from flowing in the reverse direction. This minor difference has a drastic affect on the performance of a power supply. By allowing the current to flow in the reverse direction, it preserves the continuous inductor current mode, maintaining the wide converter bandwidth and improving efficiency. Also, maintaining the continuous current mode during light load to full load guarantees consistent transient response throughout a wide range of load conditions.

The transition from stop clock and auto halt to active mode is a perfect example. The microprocessor current can vary from 0.5 A to 10 A or greater during these transitions. If the converter were to operate in discontinuous current mode during the stop clock and auto halt modes, the transfer function of the converter would be different compared to operation in the active mode. In discontinuous current mode, the converter bandwidth can be 10 to 15 times lower than the continuous current mode (Figure 8). Therefore, the response time will also be 10 to 15 times slower, violating the microprocessor's regulator requirements. This could result in unreliable operation of the microprocessor.

b) Transient Response from 10- to 0-A Step Load

FIGURE 7.

For these reasons, synchronous rectification is a must in today's microprocessors power supply design. Pulseskipping modes are undesirable in high-performance microprocessor power supplies, especially when the minimum load current is as high as 500 mA . This pulse-skipping mode disables the synchronous rectification during light load and generates a random noise spectrum which may produce EMI problems.

Siliconix' TrenchFET ${ }^{m M}$ technology has resulted in $20-\mathrm{m} \Omega$ n-channel (Si4410DY) and $35-\mathrm{m} \Omega$ p-channel (Si4435DY) MOSFETs in the SO-8 surface-mount package. These LITTLE FOOT® products totally eliminate the need for an external heatsink.


FIGURE 8. Non-Synchronous Converter BW

Worst case current of 10 A can be handled with two paralleled Si4435DY and two paralleled Si4410DY MOSFETs, which results in the efficiency levels shown in Figure 9.


FIGURE 9. Efficiency

Good electrical designs must provide an adequate margin for the specification, but they should not be grossly overdesigned to lower costs. LITTLE FOOT power MOSFETs allow designers to balance cost and performance considerations without sacrificing either. If the design requires only an 8.5-A continuous current, for example, one Si4410DY can be eliminated. Table 2 shows the number of MOSFETs required to handle the various output current levels of today's highperformance microprocessors. For other output power levels, the equations below should be used to calculate the power handling capability of the MOSFET.

TABLE 2.
CONVERTER REQUIREMENTS (FIGURES 1, 2, AND 3)

| IO (A) <br> Maxi- <br> mum | Quantity High-Side P-Channel <br> Si4435DY | Quantity Low-Side N-Channel <br> Si4410DY | Quantity Input (C1-C3) <br> Capacitor Os-con 220 $\mathbf{\mu F}$ |
| :---: | :---: | :---: | :---: |
| 5 A | 1 | 1 | 1 |
| 8.5 A | 2 | 1 | 2 |
| 10 A | 2 | 2 | 2 |
| 14.5 A | 3 | 2 | 3 |

## Vishay Siliconix

$$
\begin{aligned}
& P_{\text {Dissipation }} \text { in switch }=I_{R M S ~ S W}{ }^{2} \times R_{S W}+\frac{Q_{S W} \times V_{I N} \times f_{\mathrm{OSC}}}{2}+\frac{\mathrm{I}_{\mathrm{PP}} \times \mathrm{V}_{\mathrm{O}} \times \tau_{\mathrm{C}} \times \mathrm{f}_{\mathrm{OSC}}}{2} \\
& \mathrm{I}_{\mathrm{RMS} \mathrm{SW}}=\sqrt{\left(\mathrm{I}_{\mathrm{PEAK}}{ }^{2}+\mathrm{I}_{\mathrm{PP}}{ }^{2}+\mathrm{I}_{\mathrm{PEAK}} \times \mathrm{I}_{\mathrm{PP}}\right) \times \frac{\mathrm{V}_{\mathrm{O}}}{3 \times \mathrm{V}_{\mathrm{IN}}}} \\
& \mathrm{P}_{\text {Dissipation }} \text { in synchronous rectification }=\mathrm{I}_{\mathrm{RMS} \mathrm{RECT}}{ }^{2} \times \mathrm{R}_{\mathrm{RECT}}+\frac{\mathrm{Q}_{\mathrm{RECT}} \times \mathrm{V}_{\mathrm{IN}} \times \mathrm{f}_{\mathrm{OSC}}}{2}
\end{aligned}
$$

$I_{\text {RMS RECT }}=\sqrt{\left(I_{\text {PEAK }}{ }^{2}+I_{P P}{ }^{2}+I_{\text {PEAK }} \times I_{P P}\right) \times \frac{\left(V_{I N}-V_{O}\right)}{3 \times V_{I N}}}$

| $\mathrm{I}_{\mathrm{PP}}=\mathrm{I}_{\text {PEAK }}+\Delta \mathrm{I}$ | $\mathrm{I}_{\text {RMSSW }}$ | $=$ | Switch rms current |
| :---: | :---: | :---: | :---: |
|  | $\mathrm{R}_{\text {SW }}$ | = | Switch on resistance |
|  | IRMSRECT | = | Synchronous rectifier rms current |
|  | $\mathrm{R}_{\text {RECT }}$ | = | Synchronous rectifier on resistance |
| $\Delta I=\frac{V_{\mathrm{O}}^{2}}{\mathrm{~L} \times \mathrm{f}_{\mathrm{OSC}} \times \mathrm{V}_{\mathrm{IN}}}$ | Q ${ }_{\text {SW }}$ | $=$ | Total gate charge of switch |
|  | $Q_{\text {RECT }}$ | = | Total gate charge of synchronous rectifier |
|  | $V_{\text {IN }}$ | = | Input voltage |
|  | $\mathrm{V}_{\mathrm{O}}$ | = | Output voltage |
| $\mathrm{P}_{\mathrm{IN}}-\left(0.5 \times \mathrm{V}_{\mathrm{O}} \times \Delta \mathrm{l}\right)$ | $\mathrm{l}_{0}$ | = | Output current |
| $\begin{aligned} & \mathrm{I}_{\text {PEAK }}=\frac{\mathrm{IN}\left(0.5 \times \mathrm{V}_{\mathrm{O}} \times \Delta \mathrm{l}\right.}{} \\ & \mathrm{V}_{\mathrm{O}}\end{aligned}$ | foSc | = | Switching frequency |
|  | $\eta$ | = | efficiency |
|  | $\tau_{C}$ | $=$ | Crossover time |

Current


## Inductor

The size and value of the inductor are critical in meeting overall circuit dimensional requirements and in assuring proper transient voltage regulation. The size of the core is determined by the output power, the material of the core, and the operating frequency. To handle higher output power, the core must be larger. Luckily, a higher switching frequency will lower the inductance value, decreasing the core size. However, a higher switching frequency can also mean greater core loss.

In applications where the dc flux density is high and the ac flux density swing is only 100 to 200 gauss, the core loss will be
negligible compared to the wire loss. Kool Mu is the best material to use at 500 kHz to deliver 30 W in the minimum volume. Ferrite has a lower core cost and loss at this frequency, but the core size is fairly large. If the power supply is designed on the motherboard and space is not a critical issue, ferrite is a better choice.

The higher switching frequency reduces the core size by decreasing the amount of energy that must be stored between switching periods. It also accelerates the transient response to the load by decreasing the inductance value. The inductance is calculated with following equation:

$$
\mathrm{L}=\frac{\mathrm{V}_{\mathrm{O}}{ }^{2}}{\mathrm{~V}_{\mathrm{IN}} \times \Delta \mathrm{I} \times \mathrm{f}_{\mathrm{OSC}}}
$$

$\Delta I=$ desired output current nipple. Typically $\Delta I=25 \%$ of maximum output current.

Finally, the time required to ramp up the current in the inductor can be reduced with smaller inductance. A quick response from the power supply relaxes the decoupling capacitance required at the microprocessor, reducing the overall solution cost and size.

## Input Capacitor

The input capacitor's function is to filter the raw power and serve as the local power source to eliminate power-up and transient surge failures. The type and characteristics of input capacitors are determined by the input power and inductance of the step-down converter. The ripple current handling requirement usually dominates the selection criteria. The capacitance required to maintain regulation will automatically be achieved once it meets the ripple current requirement. The following equation calculates the ripple current of the input capacitor:

$$
I_{\text {RIPPLE }}=\sqrt{I_{\text {RMSSW }}{ }^{2}-I_{I_{N}}{ }^{2}}
$$

An aluminum-electrolytic capacitor from Sanyo (OS-CON), AVX (TPS Tantalum), or Nichicon (PL series) should be used in high-power (30-W) applications to handle the ripple current. The Sanyo capacitor is smaller and handles higher ripple current than Nichicon, but at higher cost than the Nichicon product. The AVX Tantalum capacitor has the best capacitance and current handling capability per volume ratio, but it takes extra surface area compared to OS-CON or PL series. The TPS capacitors, lead time and cost have increased drastically in the recent past due to high demand, causing designers to shy away from the TPS Tantalum capacitors. Nichicon capacitors can be used to provide an economical solution if space is available or a large bulk capacitance is already present on the input line. The number
of Sanyo (OS-CON) input capacitors required to handle various output currents are specified in Table 2.

## Output Capacitor

To regulate the microprocessor's input voltage within 145 mV during 10-A load transients, a large output capacitance with low ESR is required. The output capacitor of the power supply and decoupling capacitors at the microprocessor must hold up the processor voltage until the power supply responds to the change. Even with fastest known switching solution, it still takes three $330-\mu \mathrm{F}$ OS-CON capacitors to handle the load transient. If it weren't for the 10-A load transient, the output capacitor would not need a low ESR value. The fundamental output ripple current in a continuous step-down converter is much lower than the input ripple current. Maintaining voltage regulation during transients requires an ESR in the range of $30 \mathrm{~m} \Omega$. For microprocessors with lower transient requirements, the number of output and decoupling capacitors can be reduced. The lower transient requirements also allows greater consideration for Tantalum or Nichicon PL series capacitors.

## Conclusion

The Si9140 synchronous Buck controller's ability to switch up to 1 MHz combined with a $25-\mathrm{MHz}$ error amplifier provides the best solution in powering high- performance microprocessors. The high switching frequency reduces inductor size without compromising output ripple voltage. The wide converter bandwidth generated with the help of a $25-\mathrm{MHz}$ error amplifier reduces the amount of decoupling capacitors required to handle the extreme transient requirement. The Si9140's synchronous fixed-frequency operation eliminates the pulse skipping mode that generates random unpredictable EMI/EMC problems in desktop and notebook computers. The synchronous rectification also allows the converter to operate in continuous current mode, independent of output load current. This preserves the wide closed-loop converter bandwidth required to meet the transient demand of the microprocessor as it transitions from stop clock and auto halt to active mode. The synchronous rectification improves the efficiency of the converter by substituting the much smaller $I^{2} R$ MOSFET loss for the VI diode loss. The need for heatsinking is eliminated by using low $\mathrm{r}_{\mathrm{DS}(o n)}$ TrenchFETs (Si4410DY and Si4435DY).

SOIC (NARROW): 16-LEAD (POWER IC ONLY) JEDEC Part Number: MS-012


| $\operatorname{Dim}$ | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| A | 1.35 | 1.75 | 0.053 | 0.069 |
| $\mathbf{A}_{\mathbf{1}}$ | 0.10 | 0.20 | 0.004 | 0.008 |
| B | 0.38 | 0.51 | 0.015 | 0.020 |
| C | 0.18 | 0.23 | 0.007 | 0.009 |
| D | 9.80 | 10.00 | 0.385 | 0.393 |
| E | 3.80 | 4.00 | 0.149 | 0.157 |
| $\mathbf{e}$ | 1.27 BSC | 0.050 BSC |  |  |
| H | 5.80 | 6.20 | 0.228 | 0.244 |
| L | 0.50 | 0.93 | 0.020 | 0.037 |
| $\varnothing$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |
| ECN: S-40080-Rev. A, 02-Feb-04 <br> DWG: 5912 |  |  |  |  |
|  |  |  |  |  |



TSSOP: 16-LEAD


| Symbols | DIMENSIONS IN MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| A | - | 1.10 | 1.20 |
| A1 | 0.05 | 0.10 | 0.15 |
| A2 | - | 1.00 | 1.05 |
| B | 0.22 | 0.28 | 0.38 |
| C | - | 0.127 | - |
| D | 4.90 | 5.00 | 5.10 |
| E | 6.10 | 6.40 | 6.70 |
| E1 | 4.30 | 4.40 | 4.50 |
| e | - | 0.65 | - |
| L | 0.50 | 0.60 | 0.70 |
| L1 | 0.90 | 1.00 | 1.10 |
| y | - | - | 0.10 |
| 11 | $0^{\circ}$ | $3^{\circ}$ | $6^{\circ}$ |
| ECN: S-61920-Rev. D, 23-Oct-06 |  |  |  |
| DWG: 5624 |  |  |  |

www.vishay.com

## RECOMMENDED MINIMUM PAD FOR TSSOP-16



Recommended Minimum Pads
Dimensions in inches (mm)

## Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

