## FEATURES

- Ultra High Efficiencies (95\% possible)
- High Efficiency Over a 3A to Milliamperes Load Range
- Synchronous Switching of Internal NMOS Power FETs
- Wide Input Voltage Range ( 4.5 V to 18 V )
- Output Voltage Adjustable from 1.5V to 16V
- Automatic Low-Power Sleep Mode
- Logic-Controlled Micropower Shutdown (l $\mathrm{l}_{\mathrm{QSD}} \leq$ $25 \mu \mathrm{~A}$ )
- Frequency Adjustable up to 300 kHz
- Frequency Synchronization with External Signal
- Programmable Soft-Start
- Short-Circuit Current Limiting
- Thermal Shutdown
- Available in 24-lead Small-Outline Package


## APPLICATIONS

- Notebook and Palmtop Personal Computers
- Portable Data Terminals
- Modems
- Portable Instruments
- Global Positioning Devices (GPSs)
- Battery-Powered Digital Devices


## DESCRIPTION

The LM2650 is a step-down DC/DC converter featuring high efficiency over a 3A to milliamperes load range. This feature makes the LM2650 an ideal fit in battery-powered applications that demand long battery life in both run and standby modes.
The LM2650 also features a logic-controlled shutdown mode in which it draws at most $25 \mu \mathrm{~A}$ from the input power supply.
The LM2650 employs a fixed-frequency pulse-width modulation (PWM) and synchronous rectification to achieve very high efficiencies. In many applications, efficiencies reach $95 \%+$ for loads around 1A and exceed $90 \%$ for moderate to heavy loads from 0.2A to 2 A .
A low-power hysteretic or "sleep" mode keeps efficiencies high at light loads. The LM2650 enters and exits sleep mode automatically as the load crosses "sleep in" and "sleep out" thresholds. The LM2650 provides nodes for programming both thresholds via external resistors. A logic input allows the user to override the automatic sleep feature and keep the LM2650 in PWM mode regardless of the load level.
An optional soft-start feature limits current surges from the input power supply at start up and provides a simple means of sequencing multiple power supplies.

[^0]
## Typical Application



Figure 1. Converting a Four-Cell Li Ion Battery to 5V


LOAD CURRENT (A)
Figure 2.

## Connection Diagram



Figure 3. Top View

## 24-Lead Small Outline Package (DW)

 See Package Number DW0024B
## PIN DESCRIPTIONS ${ }^{(1)}$

| Pins | Description |
| :---: | :---: |
| 1, 12 | SUB: These pins make electrical contact with the substrate of the die. Ground them. For best thermal performance, ground them to the same large, uninterrupted copper plane as the PGND pins. |
| 2 | SLEEP LOGIC: Use this logic input to select the conversion mode; low selects PWM, high selects sleep, and high impedance (open) permits the LM2650 to move freely and automatically between the modes, using PWM for moderate to heavy loads and sleep for light loads. |
| 3, 4, 9, 10 | PGND: The ground return of the power stage. The power stage consists of the two power switches Q1 and Q2, the gate drivers DH and DL, and the linear voltage regulators VRegH and VRegL. For best electrical and thermal performance, ground these pins to a large, uninterrupted copper plane. |
| 5, 8 | SW: The output node of the power stage. It swings from slightly below ground to slightly below the voltage to $P V_{I N}$. To minimize the effects of switching noise on nearby circuitry, keep all traces originating from SW short and to the point. Route all traces carrying signals well away from the SW traces. |
| 6, 7 | $\mathrm{PV}_{\mathrm{IN}}$ : The positive supply rail of the power stage. Bypass each $\mathrm{PV} \mathrm{V}_{\mathrm{IN}}$ pin to PGND with a $0.1 \mu \mathrm{~F}$ capacitor. Use capacitors having low ESL and low ESR, and locate them close to the IC. |
| 11 | BOOT: The positive supply rail of the high-side gate driver DH. Connect a $0.1 \mu \mathrm{~F}$ capacitor from this node to SW . Bootstrapping action creates a supply rail about 9 V above that at $\mathrm{PV} \mathrm{IN}_{\mathrm{IN}}$, and DH uses this rail to override the gate of the NMOS power FET Q1. Overriding ensures low $\mathrm{R}_{\mathrm{DS}(\mathrm{on})}$. |
| 13 | FB: The feedback input. |
| 14 | $\mathrm{V}_{\mathrm{DD}}$ : An internal regulator steps the input voltage down to a 4 V rail used by the signal-level circuitry. $\mathrm{V}_{\mathrm{DD}}$ is the output node of this regulator. Bypass $\mathrm{V}_{\mathrm{DD}}$ to GND close to the IC with a $0.2 \mu \mathrm{~F}$ capacitor. |
| 15 | COMP: The inverting input of the error amplifier EA. |
| 16 | EA OUT: The output node of the error amplifier EA. |
| 17 | SS: The soft start node. Connect a capacitor from SS to GND. |
| 18 | GND: The ground return of the signal-level circuitry. |
| 19 | $\mathrm{V}_{\mathbb{I}}$ : The positive supply rail of the internal 4 V regulator. Bypass $\mathrm{V}_{\mathbb{I}}$ to GND close to the IC with a $0.1 \mu \mathrm{~F}$ capacitor. |
| 20 | FREQ ADJ: The LM2650 switches at a nominal 90 kHz . Connect a resistor between FREQ ADJ and GND to adjust the frequency up from the nominal. Use the graph under Typical performance Characteristics to select the resistor. |
| 21 | SYNC: The synchronization input. If the switching frequency is to be synchronized with an external clock signal, apply the clock signal here. Ground if not used. |
| 22 | SD: Use this logic input to control shutdown; pull low for operation, high for shutdown. |
| 23 | SLEEP OUT ADJ (SOA): The value of the resistor connected between SIA and ground programs the sleep-in threshold. Higher values program lower thresholds. |
| 24 | SLEEP IN ADJ (SIA): The value of the resistor connected between SIA and ground programs the sleep-in threshold. Higher values program lower thresholds. |

(1) Refer to the Block Diagrams.

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## Absolute Maximum Ratings ${ }^{(1)(2)}$

| (All voltages are referenced to the PGND and GND pins.) |  |
| :--- | ---: |
| DC Voltage at $\mathrm{PV}_{\text {IN }}$ and $\mathrm{V}_{\text {IN }}$ | 20 V |
| DC Voltage at SD, SLEEP LOGIC and SYNC | 15 V |
| DC current into SW | $\pm 7.5 \mathrm{~A}$ |
| Junction Temperature | Limited by the IC |
| DC Power Dissipation ${ }^{(3)}$ | 1.28 W |
| Storage Temperature | Wave (4 seconds) |
| Soldering Time, Temperature ${ }^{(4)}$ | Infrared (10 seconds) |
|  | Vapor Phase (75 seconds) |
| ESD Susceptibility ${ }^{(5)}$ | $-65^{\circ} \mathrm{C}+10+150^{\circ} \mathrm{C}$ |

(1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which the device operates correctly. Operating ratings do not imply performance limits. For performance limits and associated test conditions, see the Electrical Characteristics.
(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
(3) This rating is calculated using the formula $P_{D C \max }=\left(T_{J m a x}-T_{A}\right) / \theta_{J A}$, where $P_{D C \max }$ is the absolute maximum power dissipation, $T_{J m a x}$ is the maximum junction temperature, and $\theta_{J A}$ is the junction ot ambient thermal resistance of the package. The $\mathrm{P}_{\mathrm{DCmax}}$ rating of 1.28 W results from substituting $170^{\circ} \mathrm{C}, 70^{\circ} \mathrm{C}$ and $78^{\circ} \mathrm{C} / \mathrm{W}$ for $\mathrm{T}_{\mathrm{Jmax}}, \mathrm{T}_{\mathrm{A}}$ and $\theta_{\mathrm{JA}}$ respectively. A $\theta_{\mathrm{JA}}$ of $78^{\circ} \mathrm{C}$ represents the worst condition of no heat sinking of the DW0024B small-outline package. Heat sinking allows the safe dissipation of more power. See Application Notes on thermal management. The LM2650 actively limits its junction temperature to about $170^{\circ} \mathrm{C}$.
(4) For detailed information on soldering plastic small-outline packages, refer to the Packaging Databook published by Texas Instruments.
(5) ESD is applied using the human-body model, a 100 pF capacitor discharged through a $1.5 \mathrm{k} \Omega$ resistor.

## Operating Ratings ${ }^{(1)}$

| Supply Voltage Range $\left(\mathrm{PV}_{\text {IN }}\right.$ and $\left.\mathrm{V}_{\mathrm{IN}}\right)$ | 4.5 V to 18 V |
| :--- | ---: |
| Junction Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

(1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which the device operates correctly. Operating ratings do not imply performance limits. For performance limits and associated test conditions, see the Electrical Characteristics.

## Electrical Characteristics

$\mathrm{V}_{\text {PVIN }}=15 \mathrm{~V}$, $\mathrm{V}_{\text {SLEEP LOGIC }}=0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{SD}}=0 \mathrm{~V}$ unless superseded under Conditions. Typicals and limits appearing in plain type apply for $T_{A}=T_{J}=+25^{\circ} \mathrm{C}$. Limits appearing in boldface type apply over the full junction temperature range shown under Operating Ratings.

| Symbol | Parameter | Conditions | Typ ${ }^{(1)}$ | Limit ${ }^{(2)}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage | $\begin{aligned} & \mathrm{R} 1=75 \mathrm{k} \Omega, 1 \%, \\ & \mathrm{R} 2=25 \mathrm{k} \Omega, 1 \%, \\ & 7.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{PVIN}} \leq 18 \mathrm{~V} \\ & 0.12 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 3 \mathrm{~A} \\ & \hline \end{aligned}$ | 5.00 | $\begin{aligned} & 4.80 / 4.75 \\ & 5.20 / 5.25 \end{aligned}$ | V $\mathrm{V}(\min )$ $\mathrm{V}(\max )$ |
| ף1 | System Efficiency | $\mathrm{I}_{\mathrm{LOAD}}=1 \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C},$ <br> $F_{\text {OSc }}$ Not Adjusted | 94 |  | \% |
| П2 | System Efficiency | $\mathrm{I}_{\text {LOAD }}=3 \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Fosc Not Adjusted | 89 |  | \% |
| $V_{\text {REF }}$ | Reference Voltage | $\mathrm{V}_{\text {SLEEPLOGIC }}=3 \mathrm{~V}^{(3)}$ | 1.25 | $\begin{aligned} & 1.281 / 1.294 \\ & 1.219 / 1.206 \end{aligned}$ | V (min) <br> V (max) |
| $\mathrm{I}_{Q}$ | Quiescent Current in PWM mode | $\begin{aligned} & V_{F B}=V_{\text {BEF }} \\ & -20 \mathrm{mV}^{(4)} \end{aligned}$ | 4.0 | 6.50/7.0 | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA}(\max ) \end{gathered}$ |
| $\mathrm{I}_{\text {QS }}$ | Quiescent Current in Sleep mode | $\begin{aligned} & \mathrm{IV}_{\text {FB }}=\mathrm{V}_{\text {REF }}-20 \mathrm{mV} \mathrm{~V}^{\prime} \\ & \mathrm{V}_{\text {SLEEPLOGIC }}=3 \mathrm{~V}^{(4)} \end{aligned}$ | 850 | 1.35/1.60 | $\begin{gathered} \mu \mathrm{A} \\ \mathrm{~mA}(\max ) \end{gathered}$ |

(1) A typical is the center of characterization data taken at $T_{A}=T_{J}=25^{\circ} \mathrm{C}$.
(2) Tested at $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{J}=125^{\circ} \mathrm{C}$ and statistical correlation for room temperature and cold limits.
(3) $\mathrm{V}_{\text {REF }}$ is measured at SLEEP OUT ADJ.
(4) Quiescent current is the total current flowing into the $P_{V I N}$ and $V_{I N}$ pins. $I_{Q}$ includes the current used to drive the gates of the two NMOS power FETs at the nominal switching frequency. I IQS includes no such current.

LM2650

## Electrical Characteristics (continued)

$\mathrm{V}_{\text {PVIN }}=15 \mathrm{~V}, \mathrm{~V}_{\text {SLEEP LOGIC }}=0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{SD}}=0 \mathrm{~V}$ unless superseded under Conditions. Typicals and limits appearing in plain type apply for $T_{A}=T_{J}=+25^{\circ} \mathrm{C}$. Limits appearing in boldface type apply over the full junction temperature range shown under Operating Ratings.

| Symbol | Parameter | Conditions | Typ ${ }^{(1)}$ | Limit ${ }^{(2)}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {QSD }}$ | Quiescent Current in Shutdown mode | $\mathrm{V}_{\text {SD }}=3 \mathrm{~V}^{(5)}$ | 9 | 20/25 | $\begin{gathered} \mu \mathrm{A} \\ \mu \mathrm{~A}(\max ) \end{gathered}$ |
| $\mathrm{R}_{\mathrm{DS} \text { (on) }} \mathrm{HS}$ | DC On-Resistance <br> Drain-to-Source of the High-Side Power Switch | $\begin{array}{\|l} \left\lvert\, \begin{array}{l} \text { IDS } \end{array}=1 \mathrm{~A}\right., \\ V_{\text {SLEEPLOGIC }}=3 \mathrm{~V}, \\ \mathrm{~V}_{\text {FB }}=3 \mathrm{~V}, \\ \mathrm{~V}_{\text {BOOT }}=24 \mathrm{~V} \\ \hline \end{array}$ | 130 | 170/245 | $\begin{gathered} m \Omega \\ m \Omega(\max ) \end{gathered}$ |
| $\mathrm{R}_{\mathrm{DS} \text { (on) }} \mathrm{LS}$ | DC On-Resistance <br> Drain-to-Source of the Low-Side Power Switch | $\begin{aligned} & \mathrm{I}_{\mathrm{DS}}=1 \mathrm{~A}, \\ & \mathrm{~V}_{\mathrm{FB}}=3 \mathrm{~V} \end{aligned}$ | 125 | 175/245 | $\mathrm{m}_{\mathrm{m} \Omega(\max )}$ |
| L HS | Leakage current of the High-Side Power Switch | $\begin{aligned} & \mathrm{V}_{\mathrm{PVIN}}=18 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{SD}}=3 \mathrm{~V} \end{aligned}$ | 100 | 10 | $\begin{gathered} \mathrm{nA} \\ \mu \mathrm{~A}(\max ) \end{gathered}$ |
| LL LS | Leakage current of the Low-Side Power Switch | $\begin{aligned} & \mathrm{V}_{\mathrm{PVIN}}=18 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW}}=18 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{SD}}=3 \mathrm{~V} \end{aligned}$ | 95 | 210 | $\begin{gathered} \mu \mathrm{A} \\ \mu \mathrm{~A}(\mathrm{max}) \\ \hline \end{gathered}$ |
| limit | Active Current Limit of the HighSide Power Switch | $\begin{array}{\|l\|} \hline V_{\text {PVIN }}=15 \mathrm{~V}, \\ V_{\text {BIOT }}=24 \mathrm{~V}, \\ V_{\text {FB }}=3 \mathrm{~V}, \\ V_{\text {SLEEPLOGIC }}=3 \mathrm{~V}, \\ \hline \end{array}$ | 5.5 | $\begin{aligned} & 3.5 \\ & 7.5 \end{aligned}$ | $A$ $A(\min )$ $A(\max )$ |
| Fosc | Oscillator Frequency | $\mathrm{V}_{\mathrm{FB}}=\mathrm{V}_{\text {REF }}-20 \mathrm{mV}$ | 90 | $\begin{gathered} 80 / 75 \\ 100 / 105 \end{gathered}$ | $\begin{gathered} \mathrm{kHz} \\ \mathrm{kHz}(\min ) \\ \mathrm{kHz}(\max ) \end{gathered}$ |
| $\mathrm{F}_{\text {MAX }}$ | Maximum Oscillator Frequency | $\begin{aligned} & \mathrm{I}_{\text {FREQ ADJ }}=100 \mu \mathrm{~A},{ }^{(6)} \\ & \mathrm{V}_{\mathrm{FB}}=\mathrm{V}_{\text {REF }}-20 \mathrm{mV} \end{aligned}$ | 315 | $\begin{aligned} & 270 / 260 \\ & 360 / 370 \\ & \hline \end{aligned}$ | $\begin{gathered} \mathrm{kHz} \\ \mathrm{kHz}(\min ) \\ \mathrm{kHz}(\max ) \end{gathered}$ |
| $\mathrm{D}_{\text {MAX }}$ | Maximum Duty Cycle | $\begin{aligned} & \mathrm{V}_{\text {FB }}=\mathrm{V}_{\text {REF }}-20 \mathrm{mV}, \\ & \mathrm{~F}_{\mathrm{OSC}} \text { Not Adjusted } \end{aligned}$ | 97 | 94/93 | $\begin{gathered} \% \\ \%(\min ) \end{gathered}$ |
| $\mathrm{D}_{\text {MIN }}$ | Minimum Duty Cycle | $\mathrm{V}_{\mathrm{FB}}=\mathrm{V}_{\mathrm{REF}}+50 \mathrm{mV},$ Fosc Not Adjusted | 2.8 | 5 | $\begin{gathered} \% \\ \%(\min ) \end{gathered}$ |
| $\mathrm{V}_{\mathrm{DD}}$ | Internal Rail Voltage | $\mathrm{I}_{\mathrm{VDD}}=1 \mathrm{~mA}$ | 4.0 | $\begin{aligned} & 3.6 / 3.4 \\ & 4.2 / 4.3 \end{aligned}$ | $V$ $V(\min )$ $V(\max )$ |
| $\mathrm{V}_{\text {BOOT }}$ | Bootstrap Regulator Voltage (VRegH) | $\mathrm{I}_{\text {BOOT }}=1 \mathrm{~mA}$ | 7.5 | 6.5/6.0 | $\begin{gathered} \mathrm{V} \\ \mathrm{~V}(\mathrm{~min}) \end{gathered}$ |
| $\mathrm{I}_{\text {ss }}$ | Soft Start Current |  | 10 | 13.5/20.0 | $\underset{\mu \mathrm{A}(\max )}{\mu}$ |
| $\mathrm{V}_{\text {HYST }}$ | Hysteresis of the Sleep Comparator (C2 Figure 16) | $\mathrm{V}_{\text {SLEEPLOGIC }}=3 \mathrm{~V}$ | 30 | $\begin{aligned} & 10 \\ & 50 \end{aligned}$ | mV $\mathrm{mV}(\min )$ $\mathrm{mV}(\max )$ |
|  | $V_{\text {IL }}$ of SD |  |  | 0.95 | V (max) |
|  | $\mathrm{V}_{\mathrm{IH}}$ of SD |  |  | 2.10 | V (min) |
|  | $\mathrm{V}_{\text {IL }}$ of SLEEP LOGIC |  |  | 0.9 | V (max) |
|  | $\mathrm{V}_{\mathrm{IH}}$ of SLEEP LOGIC |  |  | 2.0 | V (min) |
|  | $\mathrm{V}_{\text {IL }}$ of SYNC |  |  | 0.50 | V (max) |
|  | $\mathrm{V}_{1 \mathrm{H}}$ of SYNC |  |  | 1.45 | V (min) |
| $\mathrm{T}_{\text {SD }}$ | $\mathrm{T}_{\mathrm{J}}$ for Thermal Shutdown |  | 170 |  | ${ }^{\circ} \mathrm{C}$ |

(5) Quiescent current is the total current flowing into the $\mathrm{P}_{\mathrm{VIN}}$ and $\mathrm{V}_{\mathrm{IN}}$ pins. $\mathrm{I}_{\mathrm{Q}}$ includes the current used to drive the gates of the two NMOS power FETs at the nominal switching frequency. I las includes no such current.
(6) Pulling $100 \mu \mathrm{~A}$ out of FREQ ADJ simulates adjusting the oscillator frequency with a $12.5 \mathrm{k} \Omega$ resistor connected from FREQ ADJ to GND. The sleep mode cannot be used at switching frequencies above 250 kHz .

## Typical Performance Characteristics



Figure 4.


Figure 6.


Figure 8.


Figure 5.


Figure 7.


Figure 9.


Figure 11.


Figure 13.


Figure 14.

## Block Diagrams



Figure 15. The PWM Circuit with External Components in a Closed Control Loop


Figure 16. The Hysteretic or "Sleep" Circuit with External Components in a Closed Control Loop


Figure 17. The Internal Voltage Regulator and Voltage Reference used by Both the PWM and Hysteretic Circuits

## OPERATION

## OVERVIEW

The LM2650 uses two step-down conversion modes: fixed-frquency pulse-width modulation (PWM) and hysteretic. It moves freely and automatically between them, using PWM for moderate to heavy loads and hysteretic for light loads.
For clarity, separate block diagrams for each conversion mode have been included. See Figure 15 and Figure 16. Blocks used in both modes appear in both diagrams with the same label. For example, both modes use the input buffer B . To keep the diagrams simple, most power supply rails have been omitted. R3, C10, $\mathrm{R}_{\mathrm{C}}$, $\mathrm{C}_{\mathrm{C}}, \mathrm{C}_{\mathrm{B}}, \mathrm{L} 1, \mathrm{R} 1, \mathrm{R} 2$, and $\mathrm{C}_{\text {out }}$ are outside the IC.

## THE PWM CIRCUIT (Figure 15)

The PWM is a fixed-frequency, voltage-mode pulse-width modulator. It consists of four functional blocks: an input buffer, an error amplifier, a modulator, and a power stage.

1. The input buffer $B$ : $B$ is a voltage follower. $A$ fraction of the output voltage is fed back to its noninverting input FB. Circumventing B by using the COMP input as the feedback input will cause the IC to malfunction.
2. The error amplifier EA: EA is a voltage amplifier. It subtracts the feedback voltage from the 1.25 V reference and amplifies the difference to produce an error voltage for the control loop. For the purpose of loop compensation, EA is typically configured as an integrator. In this configuration, a capacitor $\mathrm{C}_{\mathrm{C}}$ and a resistor $\mathrm{R}_{\mathrm{C}}$ are connected in series between the inverting input COMP and the output terminal EA OUT. The capacitor and the internal $6.5 \mathrm{k} \Omega$ resistor create a pole, while the capacitor and series resistor create a zero.
3. The modulator: The modulator is the heart of the PWM circuit. It consists of the 90 kHz oscillator, the voltage comparator C 1 , and output logic represented here as a simple SR latch.

- The modulator generates a continuous stream of rectangular, signal-level. It generates the pulses at a fixed frequency, and it modulates or varies their widths in response to variations in the error voltage. The pulses appear at Q, the output of the SR latch. An increase in the error voltage results in a proportional increase in the pulse widths, and, conversely, a decrease in the error voltage results in a proportional decrease in the pulse widths.
- The oscillator produces a 90 kHz sawtooth that ramps between 1 V and 2 V . At the beginning of each ramp, the oscillator sets the SR latch sending $Q$ high. As the ramp voltage surpasses the error voltage, C 1 resets the SR latch sending Q low. An increase in the error voltage increases the time between the setting and the resetting of the SR latch which, in turn, results in an equal increase in pulse widths: that is, an equal increase in the time Q spends high in each cycle. A decrease in the error voltage has the opposite effect on the pulse widths as it decreases the time between the setting and resetting of the SR latch.

4. The power stage: The power stage puts some punch between the output of the modulator by translating the stream of signal-level pulses generated by the modulator into a stream of power pulses that swing from ground up to the input voltage while sinking and sourcing as much as 3.5A. The power stage consists of two gate drivers DH and DL, two linear voltage regulators VRegH and VRegL, and two NMOS power FETs Q1 and Q2.

- The power pulses appear at the SW mode. When Q goes high, DL drives the gate of Q2 low turning Q23 off. While Q2 turns off, the SW potential may remain at just below ground as the body diode of Q2 conducts what was previously reverse current (source-to-drain) in Q2, or the SW potential may swing up to just above the input voltage as the body diode of Q1 conducts what was previously forward current (drain-to-source) in Q2. About 50 ns after Q goes high, DH drives the gate of Q1 high turning Q1 on. If the task remains, Q1 pulls the SW potential up, if not, Q1 simply takes over the conduction responsibility from its own body diode. When Q goes low, the inverse action occurs resulting in the SW potential swinging from the input voltage to the ground. The 50 ns delay between one switch beginning to turn off and the other switch beginning to turn on prevents the switches from "shooting through" directly from the input supply to the ground.
- The PWM circuit drives the pulse stream into the low-pass filter made up of L1 and Cout. The filter passed the DC component of the stream and attenuates the AC components. The output of the filter is the DC voltage $\mathrm{V}_{\text {Out }}$ superimposed with a small ripple voltage. Since the DC component of any periodic waveforms the average value of the waveform, $\mathrm{V}_{\text {Out }}$ can be found using:

$$
\begin{equation*}
V_{\text {OUT }}=\frac{1}{T} \times \int_{0}^{T} v(t) d t \text {. } \tag{1}
\end{equation*}
$$

- Here $T$ is the switching period in seconds $V(t)$ is the pulse stream. Under DC steady-state conditions, (1) yields

$$
\begin{equation*}
V_{\text {OUT }}=V_{I N} \times \frac{t_{O N}}{T}=V_{I N} \times D . \tag{2}
\end{equation*}
$$

- Here $\mathrm{V}_{\mathbb{I N}}$ is the input voltage, and therefore the height of the pulses, in volts, is the width of the pulses in seconds, and D is the ratio of $\mathrm{t}_{\mathrm{ON}}$ to T , the duty or the duty cycle.
- The output voltage is programmed using the resistive divider made up for R1 and R2,

$$
\begin{equation*}
V_{\text {OUT }}=1.25 \times\left(1+\frac{R 1}{R 2}\right) \tag{3}
\end{equation*}
$$

- As Q1 turns on, its source voltage swings up to just below the input voltage. The LM2650 uses a simple technique called "bootstrapping" to pull the positive supply rail of DH (at BOOT) up along with the source voltage of Q1, but to a voltage above the input voltage. Because the source of Q1 and the positive supply rail of DH make the same voltage swing together, DH maintains the positive gate-to-source voltage required to turn Q1 on. Q12 plays an active role in pulling the supply rail of DH up and is therefore said to pull itself up by its "bootstraps", thus the name of the technique and of the BOOT pin.
- In the typical application, a capacitor CB is connected outside the IC between the BOOT and SW pins. When Q2 is on, the input supply charges CB through VRegH and the internal diode D.


## THE HYSTERETIC CIRCUIT AND LOOP (Figure 16)

Except for C2, the hysteretic circuit borrows all its circuit blocks from the PWM circuit.
The hysteretic comparator C 2 is a voltage comparator with built-in hysteresis $\mathrm{V}_{\mathrm{HYST}}$ of typically 30 mV centered at 1.25 V .

The diode D2 is the body diode of Q2. The hysteretic circuit uses D2 as a rectifier instead of switching Q2 as a synchronous rectifier.
When the load current drops below the prescribed sleep-in threshold, the LM2650 shuts down the PWM loop and starts up the hysteretic loop. The hysteretic loop supports light loads more efficiently because it uses less power to support its own operation; it uses less bias power because it's a simpler loop having less circuit blocks to bias, and it switches slower, so it incurs lower switching losses.
The hysteretic control loop does not switch at a constant frequency. Instead, it monitors $\mathrm{V}_{\text {OUT }}$ and switches only when $\mathrm{V}_{\text {OUt }}$ reaches either side of a narrow window centered on the desired output voltage. C2 directs the switching based on its reading of the feedback voltage. Switching in this manner yields a regulated voltage consisting of the desired output voltage and an AC ripple voltage. The magnitude of the AC component can be approximated using

$$
\begin{equation*}
V_{\text {OUT_PP }}=V_{\text {HYST }} \times \frac{(R 1+R 2)}{R 2} . \tag{4}
\end{equation*}
$$

For example, with $\mathrm{V}_{\text {OUT }}$ set to 5 V , $\mathrm{V}_{\text {OUt_Pp }}$ is approximately 120 mV ,

$$
\begin{equation*}
V_{\text {OUT_PP }}=0.03 \times \frac{(75+24.9)}{24.9}=120 \mathrm{mV} \text {. } \tag{5}
\end{equation*}
$$

When it starts up, the hysteretic loop turns Q1 on. While Q1 is on, the input power supply charges $\mathrm{C}_{\text {out }}$ and supplies current to the load. Current from the supply reaches C and the load via the series path provided by Q1 and L1. As the feedback voltage just surpasses the upper hysteretic threshold of C 2 , the output of C 2 changes from high to low, and HD responds by pulling the gate of Q1 down turning Q1 off. As Q1 turns off, L1 generates a negative-going voltage transient that D2 clamps at just below ground. D2 remains on only briefly as the current in L1 runs out. While both Q1 and D2 are off, Cout alone supplies current to the load. As the feedback voltage just surpasses the lower hysteretic threshold of C2, the output of C2 changes states from low to high, and DH responds by pulling the gate of Q1 up turning Q1 on and starting the hysteretic cycle over.
www.ti.com
Note that as the load current decreases, it takes increasingly longer periods for the load current to discharge $\mathrm{C}_{\text {Out }}$ through the hysteretic window, and as the load current increases, the periods become even shorter. It can be seen from the above observation that the switching frequency of the hysteretic loop varies as the load varies. The switching frequency can be approximated using

$$
\begin{equation*}
f=\frac{1}{\left(C_{\text {OUT }} \times V_{\text {OUT_PP }}\right)} \tag{6}
\end{equation*}
$$

Here $f$ is the switching frequency in hertz, I is the load current in amperes, $\mathrm{C}_{\text {out }}$ is the value of the capacitor in farads, and $\mathrm{V}_{\text {OUT }}$ pp is the magnitude of the AC ripple voltage in volts. Typical switching frequencies range anywhere from a few hertz for very light loads to a few thousand hertz for light loads bordering on the moderate level.

## Application Circuits

Figure 18 is a schematic of the typical application circuit. use the component values shown in the figure and those contained in Table 1 to build a 5V, 3A, or 3.3V, 3A step-down DC/DC converter. As with the design of any DC/DC converter, the design of these circuits involved tradeoffs between efficiency, size, and cost. Here more weight was given to efficiency than to size as evidenced by the low switching frequency which keeps switching losses low but pushes the value and size of the inductor up.
From a smaller circuit, use the component values shown in Figure 18 and those contained in Table 3. These circuits trade slightly higher switching losses for a much smaller inductor. Note, Figure 18 does not show $\mathrm{R}_{\mathrm{FA}}$, the resistor required to adjust the switching frequency from 90 kHz up to 200 kHz . Connect $\mathrm{R}_{\mathrm{FA}}$ between the FREQ ADJ pin and ground.


Figure 18. The Typical 90 kHz Application Circuit

Table 1. Components for the Typical 90 kHz Application Circuit

| Input Voltage | 7 V to 18V IN |  |
| :---: | :---: | :---: |
| Applicable Cell Stacks | 8 to 12 Cell NiCd or NiMh, 3 to 4 Cell Li Ion, 8 to 11 Cell Alkaline, 6 Cell Lead Acid |  |
| Output | 5V, 3A Out | $3.3 \mathrm{~V}, 3 \mathrm{~A}$ out |
| Input Capacitor $\mathrm{C}_{\text {IN }}$ | $2 \times 22 \mu \mathrm{~F}, 35 \mathrm{~V}$ AVX TPS Series or Sprague 593D Series | $2 \times 22 \mu \mathrm{~F}, 35 \mathrm{~V}$ AVX TPS Series or Sprague 593D Series |
| Inductor L1 | $40 \mu \mathrm{H}$ (See Table 2) | $33 \mu \mathrm{H}$ (See Table 2) |
| Output Capacitor $\mathrm{C}_{\text {Out }}$ | $3 \times 220 \mu \mathrm{~F}, 10 \mathrm{~V}$ AVX TPS Series or Sprague 593D Series | $3 \times 220 \mu \mathrm{~F}, 10 \mathrm{~V}$ AVX TPS Series or Sprague 593D Series |
| Feedback Resistors R1 and R2 | $\mathrm{R} 1=75 \mathrm{k} \Omega, 1 \%, \mathrm{R} 2=24.9 \mathrm{k} \Omega, 1 \%$, | $\mathrm{R} 1=41.2 \mathrm{k} \Omega, 1 \%, \mathrm{R} 2=24.9 \mathrm{k} \Omega, 1 \%$, |
| Compensation Components $\mathrm{R}_{\mathrm{C}}, \mathrm{C}_{\mathrm{C}}$, $\mathrm{R}_{3}$, and $\mathrm{C}_{10}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{C}}=37.4 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{C}}=4.7 \mathrm{nF}, \\ & \mathrm{R}_{3}=3.57 \mathrm{k} \Omega, \mathrm{C}_{10}=5.6 \mathrm{nF} \end{aligned}$ | $\begin{gathered} \mathrm{R}_{\mathrm{C}}=23.2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{C}}=8.2 \mathrm{nF}, \\ \mathrm{R}_{3}=2.0 \mathrm{k} \Omega, \mathrm{C}_{10}=10 \mathrm{nF} \end{gathered}$ |
| Sleep Resistors $\mathrm{R}_{\text {SIA }}$ and $\mathrm{R}_{\text {SOA }}$ | $\mathrm{R}_{\text {SIA }}=33 \mathrm{k} \Omega, \mathrm{R}_{\text {SOA }}=200 \mathrm{k} \Omega$ | $\mathrm{R}_{\text {SIA }}=39 \mathrm{k} \Omega, \mathrm{R}_{\text {SOA }}=130 \mathrm{k} \Omega$ |

Table 2. Toroidal Inductors Using Cores from MICROMETALS, INC.

|  | Core Number | Core Material | Wire Gauge | Number of Strands | Number of Turns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $15 \mu \mathrm{H}$ | T38 | -52 | AWG \# 23 | 1 | 21 |
| $20 \mu \mathrm{H}$ | T38 | -52 | AWG \# 23 | 1 | 2 |
| $33 \mu \mathrm{H}$ | T50 | -52 | AWG \# 21 | 1 | 4 |
| $40 \mu \mathrm{H}$ | T50 (B) | -18 | AWG \# 21 | 1 | 41 |

Table 3. Components for Typical 200 kHz Applications

| Input Voltage | 7 V to 18 V IN |  |
| :---: | :---: | :---: |
| Applicable Cell Stacks | 8 to 12 Cell NiCd or NiMh, 3 to 4 Cell Li lon, 8 to 11 Cell Alkaline, 6 Cell Lead Acid |  |
| Output | 5V, 3A Out | 3.3V, 3A out |
| Input Capacitor $\mathrm{C}_{\text {IN }}$ | $2 \times 22 \mu \mathrm{~F}, 35 \mathrm{~V}$ AVX TPS Series or Sprague 593D Series | $2 \times 22 \mu \mathrm{~F}, 35 \mathrm{~V}$ AVX TPS Series or Sprague 593D Series |
| Inductor L1 | $20 \mu \mathrm{H}$ (See Table 2) | $15 \mu \mathrm{H}$ (See Table 2) |
| Output Capacitor $\mathrm{C}_{\text {OUt }}$ | $3 \times 220 \mu \mathrm{~F}, 10 \mathrm{~V}$ AVX TPS <br> Series or Sprague 593D Series | $3 \times 220 \mu \mathrm{~F}, 10 \mathrm{~V}$ AVX TPS Series or Sprague 593D Series |
| Feedback Resistors R1 and R2 | $\begin{aligned} \mathrm{R} 1 & =75 \mathrm{k} \Omega, 1 \%, \\ \mathrm{R} 2 & =24.9 \mathrm{k} \Omega, 1 \%, \end{aligned}$ | $\begin{aligned} & \mathrm{R} 1=41.2 \mathrm{k} \Omega, 1 \%, 1 \%, \\ & \mathrm{R} 2=24.9 \mathrm{k} \Omega, 1 \%, \end{aligned}$ |
| Compensation Components $\mathrm{R}_{\mathrm{C}}, \mathrm{C}_{\mathrm{C}}$, $\mathrm{R}_{3}$, and $\mathrm{C}_{10}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{C}}=53.6 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{C}}=2.7 \mathrm{nF}, \\ & \mathrm{R}_{3}=4.02 \mathrm{k} \Omega, \mathrm{C}_{10}=4.7 \mathrm{nF} \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{C}}=33.2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{C}}=3.9 \mathrm{nF}, \\ & \mathrm{R}_{3}=3.01 \mathrm{k} \Omega, \mathrm{C}_{10}=6.8 \mathrm{nF} \end{aligned}$ |
| Sleep Resistors $\mathrm{R}_{\text {SIA }}$ and $\mathrm{R}_{\text {SOA }}$ | $\mathrm{R}_{\text {SIA }}=33 \mathrm{k} \Omega, \mathrm{R}_{\text {SOA }}=200 \mathrm{k} \Omega$ | $\mathrm{R}_{\text {SIA }}=47 \mathrm{k} \Omega, \mathrm{R}_{\text {SOA }}=91 \mathrm{k} \Omega$ |
| Frequency Adjusting Resistor $\mathrm{R}_{\text {FA }}$ | $\mathrm{R}_{\mathrm{FA}}=24.9 \mathrm{k} \Omega$ | $\mathrm{R}_{\mathrm{FA}}=24.9 \mathrm{k} \Omega$ |



Figure 19. An Efficient, 2\% Accurate 5V to 3.3V Converter

## REVISION HISTORY

[^1]
## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LM2650M-ADJ/NOPB | ACTIVE | soic | DW | 24 | 30 | RoHS \& Green | SN | Level-3-260C-168 HR | -40 to 125 | LM2650M <br> -ADJ | Samples |
| LM2650MX-ADJ/NOPB | ACTIVE | SOIC | DW | 24 | 1000 | RoHS \& Green | SN | Level-3-260C-168 HR | -40 to 125 | LM2650M <br> -ADJ | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design
PREVIEW: Device has been announced but is not in production. Samples may or may not be available
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


TAPE DIMENSIONS


| A0 | Dimension designed to accommodate the component width |
| :---: | :--- |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

Reel Width (W1)
QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | $\begin{gathered} \mathrm{AO} \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \text { B0 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \mathrm{KO} \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \mathrm{P} 1 \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \text { W } \\ (\mathrm{mm}) \end{gathered}$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LM2650MX-ADJ/NOPB | SOIC | DW | 24 | 1000 | 330.0 | 24.4 | 10.8 | 15.9 | 3.2 | 12.0 | 24.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LM2650MX-ADJ/NOPB | SOIC | DW | 24 | 1000 | 356.0 | 356.0 | 45.0 |

TUBE

— B - Alignment groove width
*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T ( $\boldsymbol{\mu m}$ ) | B (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LM2650M-ADJ/NOPB | DW | SOIC | 24 | 30 | 495 | 15 | 5842 | 7.87 |

DW (R-PDSO-G24) PLASTIC SMALL OUTLINE


NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-013 variation AD.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated


[^0]:    Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

[^1]:    - Changed layout of National Data Sheet to TI format

